JP2005174292A5 - - Google Patents

Download PDF

Info

Publication number
JP2005174292A5
JP2005174292A5 JP2004308629A JP2004308629A JP2005174292A5 JP 2005174292 A5 JP2005174292 A5 JP 2005174292A5 JP 2004308629 A JP2004308629 A JP 2004308629A JP 2004308629 A JP2004308629 A JP 2004308629A JP 2005174292 A5 JP2005174292 A5 JP 2005174292A5
Authority
JP
Japan
Prior art keywords
data
source
data element
instruction
shift
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP2004308629A
Other languages
English (en)
Japanese (ja)
Other versions
JP2005174292A (ja
Filing date
Publication date
Priority claimed from GB0328525A external-priority patent/GB2411974C/en
Application filed filed Critical
Publication of JP2005174292A publication Critical patent/JP2005174292A/ja
Publication of JP2005174292A5 publication Critical patent/JP2005174292A5/ja
Withdrawn legal-status Critical Current

Links

JP2004308629A 2003-12-09 2004-10-22 データシフト操作 Withdrawn JP2005174292A (ja)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB0328525A GB2411974C (en) 2003-12-09 2003-12-09 Data shift operations

Publications (2)

Publication Number Publication Date
JP2005174292A JP2005174292A (ja) 2005-06-30
JP2005174292A5 true JP2005174292A5 (enExample) 2007-08-30

Family

ID=30129903

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004308629A Withdrawn JP2005174292A (ja) 2003-12-09 2004-10-22 データシフト操作

Country Status (3)

Country Link
US (1) US20050125638A1 (enExample)
JP (1) JP2005174292A (enExample)
GB (1) GB2411974C (enExample)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007073010A (ja) * 2005-09-09 2007-03-22 Ricoh Co Ltd Ｓｉｍｄ方式プロセッサ、当該ｓｉｍｄ方式プロセッサを利用する画像処理方法、及び画像処理装置
JP5760532B2 (ja) * 2011-03-14 2015-08-12 株式会社リコー プロセッサ装置及びその演算方法
US20120254589A1 (en) * 2011-04-01 2012-10-04 Jesus Corbal San Adrian System, apparatus, and method for aligning registers
CN104025033B (zh) * 2011-12-30 2017-11-21 英特尔公司 利用控制操纵的simd可变移位和循环
US9588766B2 (en) * 2012-09-28 2017-03-07 Intel Corporation Accelerated interlane vector reduction instructions
US9292298B2 (en) * 2013-07-08 2016-03-22 Arm Limited Data processing apparatus having SIMD processing circuitry
US9552209B2 (en) 2013-12-27 2017-01-24 Intel Corporation Functional unit for instruction execution pipeline capable of shifting different chunks of a packed data operand by different amounts
US9851970B2 (en) * 2014-12-23 2017-12-26 Intel Corporation Method and apparatus for performing reduction operations on a set of vector elements
US10204044B2 (en) * 2016-05-18 2019-02-12 Sap Se Memory management process using data sheet
CN106227508A (zh) * 2016-07-25 2016-12-14 中国科学院计算技术研究所 一种无回边数据流循环方法、系统、装置、芯片
WO2018154273A1 (en) * 2017-02-23 2018-08-30 Arm Limited Element by vector operations in a data processing apparatus
US10162633B2 (en) * 2017-04-24 2018-12-25 Arm Limited Shift instruction
US10915319B2 (en) * 2017-05-15 2021-02-09 Google Llc Two dimensional masked shift instruction
US11436010B2 (en) 2017-06-30 2022-09-06 Intel Corporation Method and apparatus for vectorizing indirect update loops
US10318298B2 (en) * 2017-09-29 2019-06-11 Intel Corporation Apparatus and method for shifting quadwords and extracting packed words
JP7035751B2 (ja) * 2018-04-12 2022-03-15 富士通株式会社 コード変換装置、コード変換方法、及びコード変換プログラム
CN114444707A (zh) * 2020-10-30 2022-05-06 深圳前海微众银行股份有限公司 数据处理方法、装置、设备及存储介质
US12105589B2 (en) * 2022-02-23 2024-10-01 Micron Technology, Inc. Parity-based error management for a processing system

Family Cites Families (61)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3116411A (en) * 1959-06-15 1963-12-31 Control Data Corp Binary multiplication system utilizing a zero mode and a one mode
GB1053686A (enExample) * 1964-07-22
US4876660A (en) * 1987-03-20 1989-10-24 Bipolar Integrated Technology, Inc. Fixed-point multiplier-accumulator architecture
US4916640A (en) * 1987-06-03 1990-04-10 Allen-Bradley Company, Inc. Video image processing system
JPH0778735B2 (ja) * 1988-12-05 1995-08-23 松下電器産業株式会社 キャッシュ装置と命令読出し装置
JPH05233281A (ja) * 1992-02-21 1993-09-10 Toshiba Corp 電子計算機
US5408670A (en) * 1992-12-18 1995-04-18 Xerox Corporation Performing arithmetic in parallel on composite operands with packed multi-bit components
US5481743A (en) * 1993-09-30 1996-01-02 Apple Computer, Inc. Minimal instruction set computer architecture and multiple instruction issue method
DE69428466T2 (de) * 1993-11-23 2002-05-23 Hewlett-Packard Co. (N.D.Ges.D.Staates Delaware), Palo Alto Parallele Datenverarbeitung in einem Einzelprozessor
US5390135A (en) * 1993-11-29 1995-02-14 Hewlett-Packard Parallel shift and add circuit and method
US5881302A (en) * 1994-05-31 1999-03-09 Nec Corporation Vector processing unit with reconfigurable data buffer
GB9412434D0 (en) * 1994-06-21 1994-08-10 Inmos Ltd Computer instruction compression
US6009508A (en) * 1994-06-21 1999-12-28 Sgs-Thomson Microelectronics Limited System and method for addressing plurality of data values with a single address in a multi-value store on FIFO basis
GB9412487D0 (en) * 1994-06-22 1994-08-10 Inmos Ltd A computer system for executing branch instructions
GB9413267D0 (en) * 1994-07-01 1994-08-24 T & N Technology Ltd Sintered reaction-bonded silicon nitride components
ZA9510127B (en) * 1994-12-01 1996-06-06 Intel Corp Novel processor having shift operations
US5761103A (en) * 1995-03-08 1998-06-02 Texas Instruments Incorporated Left and right justification of single precision mantissa in a double precision rounding unit
GB9509987D0 (en) * 1995-05-17 1995-07-12 Sgs Thomson Microelectronics Manipulation of data
GB9509989D0 (en) * 1995-05-17 1995-07-12 Sgs Thomson Microelectronics Manipulation of data
GB9509988D0 (en) * 1995-05-17 1995-07-12 Sgs Thomson Microelectronics Matrix transposition
GB9509983D0 (en) * 1995-05-17 1995-07-12 Sgs Thomson Microelectronics Replication of data
GB9513515D0 (en) * 1995-07-03 1995-09-06 Sgs Thomson Microelectronics Expansion of data
GB9514684D0 (en) * 1995-07-18 1995-09-13 Sgs Thomson Microelectronics An arithmetic unit
GB9514695D0 (en) * 1995-07-18 1995-09-13 Sgs Thomson Microelectronics Combining data values
JP3526976B2 (ja) * 1995-08-03 2004-05-17 株式会社日立製作所 プロセッサおよびデータ処理装置
US6295599B1 (en) * 1995-08-16 2001-09-25 Microunity Systems Engineering System and method for providing a wide operand architecture
US6643765B1 (en) * 1995-08-16 2003-11-04 Microunity Systems Engineering, Inc. Programmable processor with group floating point operations
US5907865A (en) * 1995-08-28 1999-05-25 Motorola, Inc. Method and data processing system for dynamically accessing both big-endian and little-endian storage schemes
AU6913496A (en) * 1995-09-01 1997-03-27 Philips Electronics North America Corporation Method and apparatus for custom processor operations
US6088783A (en) * 1996-02-16 2000-07-11 Morton; Steven G DPS having a plurality of like processors controlled in parallel by an instruction word, and a control processor also controlled by the instruction word
US5937178A (en) * 1996-02-13 1999-08-10 National Semiconductor Corporation Register file for registers with multiple addressable sizes using read-modify-write for register file update
US5808875A (en) * 1996-03-29 1998-09-15 Intel Corporation Integrated circuit solder-rack interconnect module
US6058465A (en) * 1996-08-19 2000-05-02 Nguyen; Le Trong Single-instruction-multiple-data processing in a multimedia signal processor
US5838984A (en) * 1996-08-19 1998-11-17 Samsung Electronics Co., Ltd. Single-instruction-multiple-data processing using multiple banks of vector registers
US5996066A (en) * 1996-10-10 1999-11-30 Sun Microsystems, Inc. Partitioned multiply and add/subtract instruction for CPU with integrated graphics functions
US6173366B1 (en) * 1996-12-02 2001-01-09 Compaq Computer Corp. Load and store instructions which perform unpacking and packing of data bits in separate vector and integer cache storage
US5909572A (en) * 1996-12-02 1999-06-01 Compaq Computer Corp. System and method for conditionally moving an operand from a source register to a destination register
US5893145A (en) * 1996-12-02 1999-04-06 Compaq Computer Corp. System and method for routing operands within partitions of a source register to partitions within a destination register
US6112291A (en) * 1997-01-24 2000-08-29 Texas Instruments Incorporated Method and apparatus for performing a shift instruction with saturate by examination of an operand prior to shifting
US5898896A (en) * 1997-04-10 1999-04-27 International Business Machines Corporation Method and apparatus for data ordering of I/O transfers in Bi-modal Endian PowerPC systems
US5973705A (en) * 1997-04-24 1999-10-26 International Business Machines Corporation Geometry pipeline implemented on a SIMD machine
US6047304A (en) * 1997-07-29 2000-04-04 Nortel Networks Corporation Method and apparatus for performing lane arithmetic to perform network processing
GB2330226B (en) * 1997-08-30 2000-12-27 Lg Electronics Inc Digital signal processor
GB2329810B (en) * 1997-09-29 2002-02-27 Science Res Foundation Generation and use of compressed image data
US5933650A (en) * 1997-10-09 1999-08-03 Mips Technologies, Inc. Alignment and ordering of vector elements for single instruction multiple data processing
US5864703A (en) * 1997-10-09 1999-01-26 Mips Technologies, Inc. Method for providing extended precision in SIMD vector arithmetic operations
US6144980A (en) * 1998-01-28 2000-11-07 Advanced Micro Devices, Inc. Method and apparatus for performing multiple types of multiplication including signed and unsigned multiplication
US6269384B1 (en) * 1998-03-27 2001-07-31 Advanced Micro Devices, Inc. Method and apparatus for rounding and normalizing results within a multiplier
US6085213A (en) * 1997-10-23 2000-07-04 Advanced Micro Devices, Inc. Method and apparatus for simultaneously multiplying two or more independent pairs of operands and summing the products
US6038583A (en) * 1997-10-23 2000-03-14 Advanced Micro Devices, Inc. Method and apparatus for simultaneously multiplying two or more independent pairs of operands and calculating a rounded products
US6223198B1 (en) * 1998-08-14 2001-04-24 Advanced Micro Devices, Inc. Method and apparatus for multi-function arithmetic
US6223277B1 (en) * 1997-11-21 2001-04-24 Texas Instruments Incorporated Data processing circuit with packed data structure capability
US6223320B1 (en) * 1998-02-10 2001-04-24 International Business Machines Corporation Efficient CRC generation utilizing parallel table lookup operations
US6334176B1 (en) * 1998-04-17 2001-12-25 Motorola, Inc. Method and apparatus for generating an alignment control vector
US6292888B1 (en) * 1999-01-27 2001-09-18 Clearwater Networks, Inc. Register transfer unit for electronic processor
GB2352065B (en) * 1999-07-14 2004-03-03 Element 14 Ltd A memory access system
US6408345B1 (en) * 1999-07-15 2002-06-18 Texas Instruments Incorporated Superscalar memory transfer controller in multilevel memory organization
US6546480B1 (en) * 1999-10-01 2003-04-08 Hitachi, Ltd. Instructions for arithmetic operations on vectored data
US6748521B1 (en) * 2000-02-18 2004-06-08 Texas Instruments Incorporated Microprocessor with instruction for saturating and packing data
US7039906B1 (en) * 2000-09-29 2006-05-02 International Business Machines Corporation Compiler for enabling multiple signed independent data elements per register
US6721866B2 (en) * 2001-12-21 2004-04-13 Intel Corporation Unaligned memory operands

Similar Documents

Publication Publication Date Title
JP2005174292A5 (enExample)
RU2002129004A (ru) Запоминание операндов стека в регистре
JP2006522375A5 (enExample)
JP6874262B2 (ja) ベクトル被演算子ビットサイズの制御
KR20180035211A (ko) 벡터 산술 명령
JP7506086B2 (ja) データ処理
KR20010001022A (ko) 병렬 프로세서를 위한 무순서 명령어 발행 방법 및 장치
KR100972160B1 (ko) 데이터 액세스 프로그램 명령 인코딩
US8458414B2 (en) Accessing memory with identical instruction types and central processing unit thereof
US6253314B1 (en) Instruction set and executing method of the same by microcomputer
JP3490005B2 (ja) 命令制御装置及びその方法
JP3619343B2 (ja) データ処理装置と方法
US11397624B2 (en) Execution of cross-lane operations in data processing systems
JP2002157115A5 (enExample)
US20070245120A1 (en) Multiple microcontroller system, instruction, and instruction execution method for the same
JP2007207074A (ja) オペレーションシステム、スレッド制御機構、及び情報処理装置
JP3705263B2 (ja) シーケンサ
JPH0954694A (ja) パイプラインプロセッサおよびその処理方法
JP2904624B2 (ja) 並列演算処理装置
JP2727023B2 (ja) 情報処理装置
JPH05274341A (ja) ベクトル命令処理装置
JP2005266947A (ja) キー入力型の電子装置
JP2006293741A (ja) プロセッサ
JP2003244615A5 (enExample)
JP5263497B2 (ja) 信号処理プロセッサ及び半導体装置