JP2005093767A - 回路基板の製造方法および回路基板 - Google Patents
回路基板の製造方法および回路基板 Download PDFInfo
- Publication number
- JP2005093767A JP2005093767A JP2003325846A JP2003325846A JP2005093767A JP 2005093767 A JP2005093767 A JP 2005093767A JP 2003325846 A JP2003325846 A JP 2003325846A JP 2003325846 A JP2003325846 A JP 2003325846A JP 2005093767 A JP2005093767 A JP 2005093767A
- Authority
- JP
- Japan
- Prior art keywords
- columnar body
- resin
- conductor wiring
- insulating layer
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0044—Mechanical working of the substrate, e.g. drilling or punching
- H05K3/005—Punching of holes
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/4007—Surface contacts, e.g. bumps
- H05K3/4015—Surface contacts, e.g. bumps using auxiliary conductive elements, e.g. pieces of metal foil, metallic spheres
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/01—Dielectrics
- H05K2201/0104—Properties and characteristics in general
- H05K2201/0108—Transparent
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/08—Magnetic details
- H05K2201/083—Magnetic materials
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10227—Other objects, e.g. metallic pieces
- H05K2201/10242—Metallic cylinders
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/01—Tools for processing; Objects used during processing
- H05K2203/0104—Tools for processing; Objects used during processing for patterning or coating
- H05K2203/0108—Male die used for patterning, punching or transferring
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/10—Using electric, magnetic and electromagnetic fields; Using laser light
- H05K2203/104—Using magnetic force, e.g. to align particles or for a temporary connection during processing
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/11—Treatments characterised by their effect, e.g. heating, cooling, roughening
- H05K2203/1189—Pressing leads, bumps or a die through an insulating layer
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/30—Details of processes not otherwise provided for in H05K2203/01 - H05K2203/17
- H05K2203/308—Sacrificial means, e.g. for temporarily filling a space for making a via or a cavity or for making rigid-flexible PCBs
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49147—Assembling terminal to base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
- Y10T29/49162—Manufacturing circuit on or in base by using wire as conductive path
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
- Y10T29/00—Metal working
- Y10T29/49—Method of mechanical manufacture
- Y10T29/49002—Electrical device making
- Y10T29/49117—Conductor or circuit manufacturing
- Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
- Y10T29/49155—Manufacturing circuit on or in base
- Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
- Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
Abstract
【解決手段】基板1上に第1の導体配線2を形成する工程と、第1の導体配線2上であってビアホールを形成する位置に柱状体3を立設する工程と、基板1上に樹脂4aを供給した後、硬化して絶縁層4bを形成する工程と、柱状体3を引き抜いて絶縁層4bに開口部5を形成する工程と、開口部5を含んで第2の導体配線6を形成する工程とを有するものである。この方法により、簡単な設備でビアホールを形成でき、また柱状体3の先端部形状、柱状体3の圧入深さを制御することにより、ビアホールで接続した多層配線を容易に形成することができる。
【選択図】図1
Description
図1は、本発明の実施の形態1における回路基板の製造方法を説明する工程断面図である。
図2は、本発明の実施の形態2における回路基板の製造方法を説明する工程断面図である。図2において、図1と同じ要素については同一符号を付している。なお基本的な工程、材質、形状等は実施の形態1と同じであり、実施の形態1と異なる点を主体に説明する。
図3は、本発明の実施の形態3における回路基板の製造方法を説明する工程断面図である。図3において、図1と同じ要素については、同一符号を付している。なお、基本的な工程、材質、形状等は実施の形態1および実施の形態2と同じであり、異なる点を主体に説明する。
2 第1の導体配線
3 柱状体
4a,25 樹脂
4b 絶縁層
5 開口部
6,6a 第2の導体配線
6b 第3の導体配線
7 接着剤層
8 隙間
9 連結部
10 第1の絶縁層
11 第2の絶縁層
21 下型
22 上型
23 第1の凸部
24 第2の凸部
26 樹脂シート
27 溝
28 貫通孔
Claims (8)
- 絶縁基板上に第1の導体配線を形成する工程と、
前記第1の導体配線上であってビアホールを形成する位置に柱状体を立設する工程と、
前記絶縁基板上に樹脂を供給した後、硬化して絶縁層を形成する工程と、
前記柱状体を引き抜いて前記絶縁層に開口部を形成する工程と、
前記開口部を含んで第2の導体配線を形成する工程とを有する回路基板の製造方法。 - 絶縁基板上に第1の導体配線を形成する工程と、
前記第1の導体配線上であってビアホールを形成する位置に柱状体を接着剤層で固定して立設する工程と、
前記絶縁基板上に樹脂を供給した後、硬化して絶縁層を形成する工程と、
前記柱状体を引き抜いて前記絶縁層に開口部を形成する工程と、
前記開口部内に残った前記接着剤層を除去する工程と、
前記開口部を含んで第2の導体配線を形成する工程とを有する回路基板の製造方法。 - 絶縁基板上に第1の導体配線を形成する工程と、
前記絶縁基板上に樹脂を供給する工程と、
前記樹脂を貫通して前記第1の導体配線に達する柱状体を立設する工程と、
前記樹脂を硬化して絶縁層を形成する工程と、
前記絶縁層から前記柱状体を引き抜いて前記絶縁層に開口部を形成する工程と、
前記開口部を含んで第2の導体配線を形成する工程とを有する回路基板の製造方法。 - 前記樹脂が光硬化性成分と熱硬化型成分とを有し、
かつ前記樹脂を硬化する工程が、前記柱状体を前記樹脂中に立設した状態で光照射して前記光硬化性成分を硬化する工程と、
前記柱状体を前記樹脂から引き抜く工程と、
前記樹脂を熱硬化する工程とを有することを特徴とする請求項1から請求項3までのいずれかに記載の回路基板の製造方法。 - 前記柱状体の先端部が半球状、円錐状または多角錐状であり、かつ前記柱状体の先端部が前記第1の導体配線中に圧入されて立設されることを特徴とする請求項1から請求項4までのいずれかに記載の回路基板の製造方法。
- 前記柱状体がその先端部に平坦面を有し、前記柱状体の先端部が前記平坦面に向けて先細形状のテーパを有し、かつ前記平坦面が前記第1の導体配線に接するようにして前記柱状体が立設されることを特徴とする請求項1から請求項4までのいずれかに記載の回路基板の製造方法。
- 前記柱状体が前記第1の導体配線と接する端部とは反対側で互いに連結されていることを特徴とする請求項1から請求項6までのいずれかに記載の回路基板の製造方法。
- 請求項1から請求項7までのいずれかに記載の回路基板の製造方法により作製されたことを特徴とする回路基板。
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2003325846A JP4082322B2 (ja) | 2003-09-18 | 2003-09-18 | 回路基板の製造方法および回路基板 |
US10/940,933 US7353600B2 (en) | 2003-09-18 | 2004-09-15 | Circuit board fabrication method and circuit board |
CN2004100981988A CN1607898B (zh) | 2003-09-18 | 2004-09-20 | 电路底板的制造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2003325846A JP4082322B2 (ja) | 2003-09-18 | 2003-09-18 | 回路基板の製造方法および回路基板 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2005093767A true JP2005093767A (ja) | 2005-04-07 |
JP4082322B2 JP4082322B2 (ja) | 2008-04-30 |
Family
ID=34308714
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2003325846A Expired - Fee Related JP4082322B2 (ja) | 2003-09-18 | 2003-09-18 | 回路基板の製造方法および回路基板 |
Country Status (3)
Country | Link |
---|---|
US (1) | US7353600B2 (ja) |
JP (1) | JP4082322B2 (ja) |
CN (1) | CN1607898B (ja) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2020027723A (ja) * | 2018-08-10 | 2020-02-20 | 信越ポリマー株式会社 | 電気コネクターの製造方法 |
WO2020179874A1 (ja) * | 2019-03-06 | 2020-09-10 | 日立化成株式会社 | 電子部品装置を製造する方法 |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FI20041525A (fi) * | 2004-11-26 | 2006-03-17 | Imbera Electronics Oy | Elektroniikkamoduuli ja menetelmä sen valmistamiseksi |
JP4287475B2 (ja) | 2004-12-17 | 2009-07-01 | パナソニック株式会社 | 樹脂組成物 |
US20070281464A1 (en) * | 2006-06-01 | 2007-12-06 | Shih-Ping Hsu | Multi-layer circuit board with fine pitches and fabricating method thereof |
SG155094A1 (en) * | 2008-02-29 | 2009-09-30 | Gueh How Kiap | Hydrocarbon synthesis and production onboard a marine system using varied feedstock |
CN102310602B (zh) * | 2010-06-30 | 2014-03-26 | 鸿富锦精密工业(深圳)有限公司 | 铝塑复合结构及其制作方法 |
JP5002718B1 (ja) * | 2011-06-29 | 2012-08-15 | 株式会社東芝 | フレキシブルプリント配線板の製造方法、フレキシブルプリント配線板、及び電子機器 |
SE537869C2 (sv) * | 2012-11-01 | 2015-11-03 | Silex Microsystems Ab | Substratgenomgående vior |
EP3420588A4 (en) * | 2016-02-26 | 2019-12-04 | INTEL Corporation | INTERCONNECTIONS BY INTERCONNECTION HOLE IN SUBSTRATE PACKINGS |
TWI628062B (zh) | 2016-03-17 | 2018-07-01 | 欣興電子股份有限公司 | 線路板的製作方法與感壓印模 |
US10849234B2 (en) | 2016-04-15 | 2020-11-24 | 3M Innovative Properties Company | Preparation of electrical circuits by adhesive transfer |
DE102021134575A1 (de) * | 2021-12-23 | 2023-06-29 | Embedded Expert Designers UG (haftungsbeschränkt) | Verfahren sowie Vorrichtung zum Herstellen einer mehrlagigen Leiterplatte (PCB) |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2001230520A (ja) | 2000-02-14 | 2001-08-24 | Sony Corp | 配線基板の製造方法及びそれにより得られた配線基板 |
JP2002033562A (ja) * | 2000-07-19 | 2002-01-31 | Sony Corp | 絶縁層及び接続孔の形成方法、配線構造の形成方法、並びにこれらの方法の実施に使用する型材及びその製造方法 |
JP2002076614A (ja) | 2000-08-31 | 2002-03-15 | Eiji Imamura | 電子回路用基板の製造方法 |
-
2003
- 2003-09-18 JP JP2003325846A patent/JP4082322B2/ja not_active Expired - Fee Related
-
2004
- 2004-09-15 US US10/940,933 patent/US7353600B2/en not_active Expired - Fee Related
- 2004-09-20 CN CN2004100981988A patent/CN1607898B/zh not_active Expired - Fee Related
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2020027723A (ja) * | 2018-08-10 | 2020-02-20 | 信越ポリマー株式会社 | 電気コネクターの製造方法 |
WO2020179874A1 (ja) * | 2019-03-06 | 2020-09-10 | 日立化成株式会社 | 電子部品装置を製造する方法 |
Also Published As
Publication number | Publication date |
---|---|
US20050060886A1 (en) | 2005-03-24 |
CN1607898A (zh) | 2005-04-20 |
US7353600B2 (en) | 2008-04-08 |
CN1607898B (zh) | 2010-05-05 |
JP4082322B2 (ja) | 2008-04-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4082322B2 (ja) | 回路基板の製造方法および回路基板 | |
KR100763837B1 (ko) | 인쇄회로기판 제조방법 | |
US7727802B2 (en) | Method for fabricating an electronic component embedded substrate | |
US20090101400A1 (en) | Method for manufacturing component-embedded substrate and component-embedded substrate | |
US20020066672A1 (en) | Process for manufacturing a wiring board | |
TWI601468B (zh) | 導電膏的充填方法及多層印刷配線板的製造方法 | |
US11324126B2 (en) | Mechanically robust component carrier with rigid and flexible portions | |
JP4186756B2 (ja) | 回路基板及びその製造方法 | |
JPWO2011096539A1 (ja) | 配線板及びその製造方法 | |
US20060141676A1 (en) | Method for producing semiconductor substrate | |
JP2009049444A (ja) | 多層回路基板の製造方法 | |
KR100661296B1 (ko) | 전자부품을 내장한 인쇄회로기판의 제조방법 및 지그 장치 | |
US6458514B1 (en) | Process for forming through holes in substrate of printed circuit board | |
JPH1168267A (ja) | 樹脂シート及び多層プリント配線板の製造方法 | |
JP2004031812A (ja) | 配線基板の製造方法 | |
JP2004276384A (ja) | スクリーン印刷版及びその製造方法 | |
JP3325903B2 (ja) | 配線基板の製造方法 | |
JP2007067189A (ja) | 配線基板及びその製造方法 | |
JP2001156429A (ja) | 配線回路基板の製造方法 | |
JP4395959B2 (ja) | プリント配線板の製造方法 | |
JP2006319255A (ja) | 多層配線基板の製造方法 | |
KR20030047382A (ko) | 레이저를 이용한 인쇄회로기판의 회로형성방법 | |
TW202332334A (zh) | 磁性結構體 | |
JPH11266079A (ja) | ビルドアップ多層配線基板及びその製造方法 | |
KR100820635B1 (ko) | 회로기판 제조방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20060314 |
|
RD01 | Notification of change of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7421 Effective date: 20060412 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20071018 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20071023 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20071220 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20080122 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20080204 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110222 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110222 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120222 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130222 Year of fee payment: 5 |
|
LAPS | Cancellation because of no payment of annual fees |