JP2004502264A5 - - Google Patents

Download PDF

Info

Publication number
JP2004502264A5
JP2004502264A5 JP2002505618A JP2002505618A JP2004502264A5 JP 2004502264 A5 JP2004502264 A5 JP 2004502264A5 JP 2002505618 A JP2002505618 A JP 2002505618A JP 2002505618 A JP2002505618 A JP 2002505618A JP 2004502264 A5 JP2004502264 A5 JP 2004502264A5
Authority
JP
Japan
Prior art keywords
ecc
code
bit
data
code word
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2002505618A
Other languages
English (en)
Japanese (ja)
Other versions
JP2004502264A (ja
Filing date
Publication date
Application filed filed Critical
Priority claimed from PCT/US2001/020311 external-priority patent/WO2002001561A2/en
Publication of JP2004502264A publication Critical patent/JP2004502264A/ja
Publication of JP2004502264A5 publication Critical patent/JP2004502264A5/ja
Pending legal-status Critical Current

Links

JP2002505618A 2000-06-27 2001-06-26 連結された誤り訂正コードを有する磁気記録チャンネル内で不等保護により符号化する方法と装置 Pending JP2004502264A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US21469900P 2000-06-27 2000-06-27
PCT/US2001/020311 WO2002001561A2 (en) 2000-06-27 2001-06-26 Method and apparatus for encoding with unequal protection in magnetic recording channels having concatenated error correction codes

Publications (2)

Publication Number Publication Date
JP2004502264A JP2004502264A (ja) 2004-01-22
JP2004502264A5 true JP2004502264A5 (cg-RX-API-DMAC7.html) 2004-12-24

Family

ID=22800094

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002505618A Pending JP2004502264A (ja) 2000-06-27 2001-06-26 連結された誤り訂正コードを有する磁気記録チャンネル内で不等保護により符号化する方法と装置

Country Status (7)

Country Link
US (1) US6804805B2 (cg-RX-API-DMAC7.html)
JP (1) JP2004502264A (cg-RX-API-DMAC7.html)
KR (1) KR20020025239A (cg-RX-API-DMAC7.html)
CN (1) CN1383617A (cg-RX-API-DMAC7.html)
DE (1) DE10193104T1 (cg-RX-API-DMAC7.html)
GB (1) GB2371960A (cg-RX-API-DMAC7.html)
WO (1) WO2002001561A2 (cg-RX-API-DMAC7.html)

Families Citing this family (68)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002116961A (ja) * 2000-10-11 2002-04-19 Nec Corp シリアル通信装置およびシリアル通信方法
US7024653B1 (en) * 2000-10-30 2006-04-04 Cypress Semiconductor Corporation Architecture for efficient implementation of serial data communication functions on a programmable logic device (PLD)
FR2837332A1 (fr) * 2002-03-15 2003-09-19 Thomson Licensing Sa Dispositif et procede d'insertion de codes de correction d'erreurs et de reconstitution de flux de donnees, et produits correspondants
JP2003318865A (ja) * 2002-04-26 2003-11-07 Fuji Xerox Co Ltd 信号伝送システム
DE10305008A1 (de) * 2003-02-07 2004-08-19 Robert Bosch Gmbh Verfahren und Vorrichtung zur Überwachung einer elektronischen Steuerung
US7174485B2 (en) 2003-11-21 2007-02-06 Seagate Technology Llc Reverse error correction coding with run length limited constraint
US6897793B1 (en) * 2004-04-29 2005-05-24 Silicon Image, Inc. Method and apparatus for run length limited TMDS-like encoding of data
US20060242530A1 (en) * 2005-03-31 2006-10-26 Nec Laboratories America, Inc. Method for constructing finite-length low density parity check codes
US7599396B2 (en) * 2005-07-11 2009-10-06 Magnalynx, Inc. Method of encoding and synchronizing a serial interface
WO2007132457A2 (en) 2006-05-12 2007-11-22 Anobit Technologies Ltd. Combined distortion estimation and error correction coding for memory devices
US8239735B2 (en) 2006-05-12 2012-08-07 Apple Inc. Memory Device with adaptive capacity
CN103208309B (zh) 2006-05-12 2016-03-09 苹果公司 存储设备中的失真估计和消除
US7975192B2 (en) 2006-10-30 2011-07-05 Anobit Technologies Ltd. Reading memory cells using multiple thresholds
US8151163B2 (en) 2006-12-03 2012-04-03 Anobit Technologies Ltd. Automatic defect management in memory devices
US8151166B2 (en) 2007-01-24 2012-04-03 Anobit Technologies Ltd. Reduction of back pattern dependency effects in memory devices
WO2008111058A2 (en) 2007-03-12 2008-09-18 Anobit Technologies Ltd. Adaptive estimation of memory cell read thresholds
US8234545B2 (en) 2007-05-12 2012-07-31 Apple Inc. Data storage with incremental redundancy
US8429493B2 (en) * 2007-05-12 2013-04-23 Apple Inc. Memory device with internal signap processing unit
US8259497B2 (en) * 2007-08-06 2012-09-04 Apple Inc. Programming schemes for multi-level analog memory cells
US8174905B2 (en) 2007-09-19 2012-05-08 Anobit Technologies Ltd. Programming orders for reducing distortion in arrays of multi-level analog memory cells
WO2009050703A2 (en) 2007-10-19 2009-04-23 Anobit Technologies Data storage in analog memory cell arrays having erase failures
US8270246B2 (en) 2007-11-13 2012-09-18 Apple Inc. Optimized selection of memory chips in multi-chips memory devices
US8225181B2 (en) * 2007-11-30 2012-07-17 Apple Inc. Efficient re-read operations from memory devices
US8209588B2 (en) 2007-12-12 2012-06-26 Anobit Technologies Ltd. Efficient interference cancellation in analog memory cell arrays
US8456905B2 (en) * 2007-12-16 2013-06-04 Apple Inc. Efficient data storage in multi-plane memory devices
US8156398B2 (en) 2008-02-05 2012-04-10 Anobit Technologies Ltd. Parameter estimation based on error correction code parity check equations
US8230300B2 (en) 2008-03-07 2012-07-24 Apple Inc. Efficient readout from analog memory cells using data compression
US8493783B2 (en) 2008-03-18 2013-07-23 Apple Inc. Memory device readout using multiple sense times
US8400858B2 (en) 2008-03-18 2013-03-19 Apple Inc. Memory device with reduced sense time readout
US7995388B1 (en) 2008-08-05 2011-08-09 Anobit Technologies Ltd. Data storage using modified voltages
US8949684B1 (en) 2008-09-02 2015-02-03 Apple Inc. Segmented data storage
US8169825B1 (en) 2008-09-02 2012-05-01 Anobit Technologies Ltd. Reliable data storage in analog memory cells subjected to long retention periods
US8482978B1 (en) 2008-09-14 2013-07-09 Apple Inc. Estimation of memory cell read thresholds by sampling inside programming level distribution intervals
US8239734B1 (en) 2008-10-15 2012-08-07 Apple Inc. Efficient data storage in storage device arrays
US8713330B1 (en) 2008-10-30 2014-04-29 Apple Inc. Data scrambling in memory devices
US8208304B2 (en) 2008-11-16 2012-06-26 Anobit Technologies Ltd. Storage at M bits/cell density in N bits/cell analog memory cell devices, M>N
US8397131B1 (en) 2008-12-31 2013-03-12 Apple Inc. Efficient readout schemes for analog memory cell devices
US8248831B2 (en) 2008-12-31 2012-08-21 Apple Inc. Rejuvenation of analog memory cells
US8924661B1 (en) 2009-01-18 2014-12-30 Apple Inc. Memory system including a controller and processors associated with memory devices
US8228701B2 (en) * 2009-03-01 2012-07-24 Apple Inc. Selective activation of programming schemes in analog memory cell arrays
US8259506B1 (en) 2009-03-25 2012-09-04 Apple Inc. Database of memory read thresholds
US8832354B2 (en) 2009-03-25 2014-09-09 Apple Inc. Use of host system resources by memory controller
US8238157B1 (en) 2009-04-12 2012-08-07 Apple Inc. Selective re-programming of analog memory cells
US8479080B1 (en) 2009-07-12 2013-07-02 Apple Inc. Adaptive over-provisioning in memory systems
US8495465B1 (en) 2009-10-15 2013-07-23 Apple Inc. Error correction coding over multiple memory pages
US8677054B1 (en) 2009-12-16 2014-03-18 Apple Inc. Memory management schemes for non-volatile memory devices
EP2338544A1 (en) 2009-12-28 2011-06-29 F. Hoffmann-La Roche AG Ambulatory infusion device with variable energy storage testing and method for testing an energy storage
US8694814B1 (en) 2010-01-10 2014-04-08 Apple Inc. Reuse of host hibernation storage space by memory controller
US8677203B1 (en) 2010-01-11 2014-03-18 Apple Inc. Redundant data storage schemes for multi-die memory systems
US8694853B1 (en) 2010-05-04 2014-04-08 Apple Inc. Read commands for reading interfering memory cells
US8572423B1 (en) 2010-06-22 2013-10-29 Apple Inc. Reducing peak current in memory systems
US8595591B1 (en) 2010-07-11 2013-11-26 Apple Inc. Interference-aware assignment of programming levels in analog memory cells
US9104580B1 (en) 2010-07-27 2015-08-11 Apple Inc. Cache memory for hybrid disk drives
US8645794B1 (en) 2010-07-31 2014-02-04 Apple Inc. Data storage in analog memory cells using a non-integer number of bits per cell
US8856475B1 (en) 2010-08-01 2014-10-07 Apple Inc. Efficient selection of memory blocks for compaction
US8493781B1 (en) 2010-08-12 2013-07-23 Apple Inc. Interference mitigation using individual word line erasure operations
US8694854B1 (en) 2010-08-17 2014-04-08 Apple Inc. Read threshold setting based on soft readout statistics
US9021181B1 (en) 2010-09-27 2015-04-28 Apple Inc. Memory management for unifying memory cell conditions by using maximum time intervals
US8922923B2 (en) 2011-03-01 2014-12-30 Seagate Technology Llc Interleaved automatic gain control for asymmetric data signals
US20140223136A1 (en) * 2013-02-07 2014-08-07 Lsi Corporation Lookup Tables Utilizing Read Only Memory and Combinational Logic
US9594719B2 (en) 2014-02-03 2017-03-14 Valens Semiconductor Ltd. Seamless addition of high bandwidth lanes
US9270411B2 (en) 2014-02-03 2016-02-23 Valens Semiconductor Ltd. Indicating end of idle sequence by replacing certain code words with alternative code words
US9270403B2 (en) 2014-02-03 2016-02-23 Valens Semiconductor Ltd. Indicating end of idle sequence by replacing expected code words while maintaining running disparity
US9407394B2 (en) 2014-02-03 2016-08-02 Valens Semiconductor Ltd. Frequent flow control by replacing certain idle words with bitwise complement words
US9401729B2 (en) 2014-02-03 2016-07-26 Valens Semiconductor Ltd. Maintaining running disparity while utilizing different line-codes
US9270415B2 (en) 2014-02-03 2016-02-23 Valens Semiconductor Ltd. Encoding payloads according to data types while maintaining running disparity
US11556416B2 (en) 2021-05-05 2023-01-17 Apple Inc. Controlling memory readout reliability and throughput by adjusting distance between read thresholds
US11847342B2 (en) 2021-07-28 2023-12-19 Apple Inc. Efficient transfer of hard data and confidence levels in reading a nonvolatile memory

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3334810B2 (ja) * 1992-02-14 2002-10-15 ソニー株式会社 符号化方法、再生方法、および、再生装置
US5859601A (en) * 1996-04-05 1999-01-12 Regents Of The University Of Minnesota Method and apparatus for implementing maximum transition run codes
US6009549A (en) * 1997-05-15 1999-12-28 Cirrus Logic, Inc. Disk storage system employing error detection and correction of channel coded data, interpolated timing recovery, and retroactive/split-segment symbol synchronization
KR100543381B1 (ko) * 1997-08-11 2006-01-20 시게이트 테크놀로지 엘엘씨 시변화 제약들을 갖는 코드를 사용하는 채널들을 위한 스태틱 비터비 검출기
SG87129A1 (en) * 1999-07-12 2002-03-19 Ibm Data encoding systems
US6505320B1 (en) * 2000-03-09 2003-01-07 Cirrus Logic, Incorporated Multiple-rate channel ENDEC in a commuted read/write channel for disk storage systems

Similar Documents

Publication Publication Date Title
JP2004502264A5 (cg-RX-API-DMAC7.html)
DE69918562D1 (de) Turbo produktkode decodierer
JP2002271205A (ja) 変調方法、変調装置、復調方法、復調装置、情報記録媒体、情報伝送方法および情報伝送装置
US6639525B2 (en) Method of converting a stream of databits of a binary information signal into a stream of databits of a constrained binary channel signal, device for encoding, signal comprising a stream of databits of a constrained binary channel signal, record carrier, and device for decoding
US5311521A (en) Method and apparatus for implementing post-modulation error correction coding scheme
JP2001144622A (ja) データ符号化用コード及び方法
CN101849361B (zh) 用于调制编码及解码的方法和系统
CN100449946C (zh) 调制设备及方法
KR20010080881A (ko) 24 비트 시퀀스의 데이터에 대한 인코딩 및 디코딩 기술
CN1396712A (zh) 调制和解调方法与装置、信息传输方法和装置及记录介质
JP3916055B2 (ja) 変調方法、変調装置、記録媒体、復調方法および復調装置
US8054207B1 (en) Enumerative DC-RLL constrained coding
CN100380495C (zh) 使用降低复杂度的码表的解调装置和方法
EP1686581A1 (en) Disk drive system and method
EP0880234B1 (en) Data modulation and transmission
US6985320B2 (en) Method and apparatus for encoding data to guarantee isolated transitions in a magnetic recording system
CN1365542A (zh) 信息编码的方法和装置,编码信息的解码方法和装置,记录介质的制造方法,记录介质和调制信号
JP4095440B2 (ja) 情報の符号化のための装置及び方法、その符号化された情報を復号するための装置及び方法、変調信号及び記録媒体の製造方法
CN1996480B (zh) 多阶游长数据转换方法及装置以及蓝光多阶光存储装置
US7696908B2 (en) Techniques for reducing error propagation using modulation codes having a variable span
KR100600310B1 (ko) 2차원 페이지의 인코딩 및 디코딩 방법
JP3724408B2 (ja) 符号化方法、符号化装置及び記録方法
JP2001518253A (ja) 位置依存制約を有する最大遷移ランレングス符号用システム及び方式
JP4059254B2 (ja) 復調方法及び復調装置
JP2001518254A (ja) 最大遷移ランレングス・コード