JP2004281488A - 半導体装置及びその製造方法 - Google Patents

半導体装置及びその製造方法 Download PDF

Info

Publication number
JP2004281488A
JP2004281488A JP2003067553A JP2003067553A JP2004281488A JP 2004281488 A JP2004281488 A JP 2004281488A JP 2003067553 A JP2003067553 A JP 2003067553A JP 2003067553 A JP2003067553 A JP 2003067553A JP 2004281488 A JP2004281488 A JP 2004281488A
Authority
JP
Japan
Prior art keywords
bump
wire
semiconductor device
gold
bending point
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2003067553A
Other languages
English (en)
Other versions
JP2004281488A5 (ja
Inventor
Hideyuki Shinkawa
秀之 新川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Technology Corp
Original Assignee
Renesas Technology Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Technology Corp filed Critical Renesas Technology Corp
Priority to JP2003067553A priority Critical patent/JP2004281488A/ja
Publication of JP2004281488A publication Critical patent/JP2004281488A/ja
Publication of JP2004281488A5 publication Critical patent/JP2004281488A5/ja
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32135Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/32145Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32245Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48095Kinked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4847Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48471Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area being a ball bond, i.e. wedge-to-ball, reverse stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48475Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48475Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball
    • H01L2224/48476Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area
    • H01L2224/48477Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding)
    • H01L2224/48478Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding) the connecting portion being a wedge bond, i.e. wedge on pre-ball
    • H01L2224/48479Connecting portions connected to auxiliary connecting means on the bonding areas, e.g. pre-ball, wedge-on-ball, ball-on-ball between the wire connector and the bonding area being a pre-ball (i.e. a ball formed by capillary bonding) the connecting portion being a wedge bond, i.e. wedge on pre-ball on the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/494Connecting portions
    • H01L2224/4945Wire connectors having connecting portions of different types on the semiconductor or solid-state body, e.g. regular and reverse stitches
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/78Apparatus for connecting with wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/78Apparatus for connecting with wire connectors
    • H01L2224/7825Means for applying energy, e.g. heating means
    • H01L2224/783Means for applying energy, e.g. heating means by means of pressure
    • H01L2224/78301Capillary
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85009Pre-treatment of the connector or the bonding area
    • H01L2224/85051Forming additional members, e.g. for "wedge-on-ball", "ball-on-wedge", "ball-on-ball" connections
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8512Aligning
    • H01L2224/85148Aligning involving movement of a part of the bonding apparatus
    • H01L2224/85169Aligning involving movement of a part of the bonding apparatus being the upper part of the bonding apparatus, i.e. bonding head, e.g. capillary or wedge
    • H01L2224/8518Translational movements
    • H01L2224/85181Translational movements connecting first on the semiconductor or solid-state body, i.e. on-chip, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8512Aligning
    • H01L2224/85148Aligning involving movement of a part of the bonding apparatus
    • H01L2224/85169Aligning involving movement of a part of the bonding apparatus being the upper part of the bonding apparatus, i.e. bonding head, e.g. capillary or wedge
    • H01L2224/8518Translational movements
    • H01L2224/85186Translational movements connecting first outside the semiconductor or solid-state body, i.e. off-chip, reverse stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8512Aligning
    • H01L2224/85148Aligning involving movement of a part of the bonding apparatus
    • H01L2224/85169Aligning involving movement of a part of the bonding apparatus being the upper part of the bonding apparatus, i.e. bonding head, e.g. capillary or wedge
    • H01L2224/8518Translational movements
    • H01L2224/85191Translational movements connecting first both on and outside the semiconductor or solid-state body, i.e. regular and reverse stitches
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85986Specific sequence of steps, e.g. repetition of manufacturing steps, time sequence
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01004Beryllium [Be]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01039Yttrium [Y]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/30105Capacitance

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)

Abstract

【課題】ワイヤループの高さを低く抑えることによりループが垂れるのを防ぎ、安定かつ高精度な半導体装置を提供する。
【解決手段】半導体チップ3上に形成された金バンプ4とインナーリード5上に形成された金バンプ6を金線7により接続して構成する際、金線7には第二屈曲点B及び第三屈曲点Cを形成し、これらバンプ間の水平距離をLとしたとき、インナーリード5上に形成された金バンプ6と第二屈曲点B及び第三屈曲点Cとの距離をそれぞれ0.15×L及び0.4×Lとなるよう形成し、金バンプ4と第三屈曲点Cの高さが金線7の高さの最高点となるように形成する。
【選択図】 図1

Description

【0001】
【発明の属する技術分野】
この発明は半導体装置及びその製造技術に関するものであり、特に半導体チップ上のバンプにワイヤをスティッチボンド技術を用いて接続するものである。
【0002】
【従来の技術】
半導体装置の小型化、薄型化、メモリ容量の大容量化並びに高機能化に伴い、チップヘのワイヤ配線方式も、逆ワイヤ方式、チップtoチップワイヤ方式などが従来から採用されていた。
そしてこれら逆ワイヤ方式及びチップtoチップワイヤ方式とも、チップヘのワイヤ接合に関しては、バンプ上にワイヤをスティッチボンドする技術が採用されている(例えば、特許文献1参照)。
【0003】
【特許文献1】
特開2001−15542号公報
【0004】
【発明が解決しようとする課題】
従来の半導体装置は以上のように構成されていたので、バンプ上にスティッチボンド技術を用いてワイヤを接続するループ方式は、第1のボンドから第2のボンドヘの接続は、打上げ形状のループとなる場合が多く、ループの形状を安定させる為に、ループ中央付近に屈曲点を配置することとなるが、この方式ではループ形状が山なりとなり、ループ高さが高く、パッケージからの金線が露出してしまうという問題点があった。
一方、ループ中央付近の屈曲点をなくすと、ループ中央付近の高さのばらつきが大きくなり、上ワイヤと下ワイヤとが接触してしまうという問題点があった。
【0005】
又、バンプ上にワイヤをスティッチボンドする技術では、バンプ上の狭い領域にスティッチボンドする為に、キャピラリ先端部でワイヤを屈曲することができず、形成されるループは垂れやすくなり、チップエッジと接触してしまうという問題点もあった。
従って、半導体装置の小型化、薄型化、大容量化並びに多機能化を図るために、ワイヤ配線の高集積化が必要となり、バンプ上スティッチ技術を用いたループ形成の高精度制御を達成する必要がある。
【0006】
この発明は上記のような課題を解決するためになされたものであり、ループ高さを低く抑制し、かつループが垂れることなく、ループ高さのばらつきを低減して、安定し、かつ高精度にループ形成された半導体装置を得ることを目的としている。
【0007】
【課題を解決するための手段】
この発明の請求項1に係る半導体装置は、半導体チップ上に形成されたバンプとインナーリード上に形成されたバンプをワイヤにより接続して構成されるものであって、ワイヤには第二屈曲点及び第三屈曲点を形成し、バンプ間の水平距離をLとしたとき、インナーリード上に形成されたバンプと第二屈曲点及び第三屈曲点との距離をそれぞれ0.15×L及び0.4×Lとなるよう形成したものである。
【0008】
【発明の実施の形態】
実施の形態1.
以下、この発明の一実施形態を図に基づいて説明する。
図1はこの発明の実施の形態1による半導体装置を示す側面図であり、図において、ダイパッド1上にダイボンド材2を介して半導体チップ3が載置されている。
そして半導体チップ3上に形成された金バンプ4とインナーリード5上に形成された金バンプ6とをワイヤとなる金線7で接続し、全体を半導体封止材8で封止する。
【0009】
金線7には第一屈曲点A、第二屈曲点B、第三屈曲点Cが形成され、金バンプ4と金バンプ6との水平距離をLとした場合、金バンプ6と第二屈曲点Bとの距離を0.15×L、金バンプ6と第三屈曲点Cとの距離を0.4×Lになるようにそれぞれ形成されている。
更に、金バンプ4と第三屈曲点C間は同じ高さに形成されており、この高さが金線7のループの最高点となるよう形成されている。
【0010】
このようにループの屈曲点を、ループ長Lに対して相対的に、第二屈曲点Bを0.15×L、第三屈曲点Cを0.4×Lの位置に分散配置し、ループ高さ最高部が、金バンプ4上スティッチ点とこの金バンプ4上スティッチ点に隣接する第三屈曲点Cになるようループ形状を形成することで、ループが長尺化してもループが垂れることなく、かつ半導体チップ3を基準としたときのループ高さが100μm以下に安定的かつ高精度にループを形成できる。
以上のように本発明によれば、高精度なワイヤ配線が可能になり、高集積ワイヤ配線が達成でき、小型化、薄型化、大容量化並びに多機能化に対応した半導体装置を生産できる。
【0011】
実施の形態2.
図2は、この発明の実施の形態2による半導体装置の金パンプ4部を示す側面図であり、キャピラリ8内に金線7が通されており、ポンディングパッド9上に金バンプ4が載置されている。
本実施形態においては、スティッチボンディングする際、金パンプ4を利用するものであり、金パンプ4上にキャピラリ8の先端から出た金線7を載せ、更にこの金線7を直角又は鋭角(90°以下)に屈曲させ、金バンプ4上でスティッチボンディングするものである。これにより、スティッチ部の金線7のループの垂れを抑制できる。
又、このようにすることにより、半導体チップ3のエッジ3aと金線7との接触を回避することができる。
【0012】
実施の形態3.
図3〜図6はこの発明の実施の形態3による半導体装置の金パンプ4を示す側面図であり、本実施形態においては、先ず図3に示すように、金パンプ4部の中心4aからキャピラリ8の中心8aをワイヤ進入方向にXだけずらし、キャピラリ8から出た金線7を金バンプ4の突起部に押し当て、金線7を直角又は鋭角に屈曲させる。
そして図4,図5に示すように、キャピラリ8を金バンプ4に押し当て、金線7を金バンプ4に圧接し、図6に示すように、最後に金線7を切断する。
【0013】
実施の形態4.
図7,図8はこの発明の実施の形態4による半導体装置の金バンプ4部を示す側面図であり、本実施形態は上記実施の形態3によるスティッチボンディングを更に発展させたものである。
図7において、金バンプ4には突起部4bが設けられており、この突起部4bの段差Yは10μm以上に設定されている。
又、金バンプ4の半径Rと突起部4bの半径との差Zは3μm以上に設定されている。
【0014】
そして図8に示すように、キャピラリ8のチャンファー半径をSとしたとき、金パンプ4の中心4aからキャピラリ8の中心8aのワイヤ進入方向ずらし量XをX=R+Sになるように設定する。
このようにして、バンプ突起部4bに金線7を押し当て、キャピラリ8を押し込むことにより、金線7を直角又は鋭角に屈曲させ、金線7を切断するようにする。
以上のように構成することにより、半導体チップ3のエッジ3aと金線7との接触を回避することができる。
【0015】
実施の形態5.
図9,図10はこの発明の実施の形態5による半導体装置の金バンプ4部を示す側面図であり、本実施形態においては、図9に示すように、金バンプ4の上面をワイヤ進入方向に対して傾斜させるように構成したものである。
そして図10に示すように、金バンプ4に金線7を押し当て、キャピラリ8を押し込むことにより、金線7を直角又は鋭角に屈曲させ、金線7を切断するようにする。
以上のように構成することにより、上記実施の形態1〜4に比べ、更に有効に半導体チップ3のエッジ3aと金線7との接触を回避することができる。
【0016】
【発明の効果】
この発明の請求項1に係る半導体装置によれば、半導体チップ上に形成されたバンプとインナーリード上に形成されたバンプをワイヤにより接続して構成されるものであって、ワイヤには第二屈曲点及び第三屈曲点を形成し、バンプ間の水平距離をLとしたとき、インナーリード上に形成されたバンプと第二屈曲点及び第三屈曲点との距離をそれぞれ0.15×L及び0.4×Lとなるよう形成したので、ループが長くなっても垂れることがなく、高精度にワイヤを配線することができる。
【図面の簡単な説明】
【図1】この発明の実施の形態1による半導体装置を示す側面図である。
【図2】この発明の実施の形態2による半導体装置のバンプ部を示す側面図である。
【図3】この発明の実施の形態3による半導体装置のバンプ部を示す側面図である。
【図4】この発明の実施の形態3による半導体装置のバンプ部を示す側面図である。
【図5】この発明の実施の形態3による半導体装置のバンプ部を示す側面図である。
【図6】この発明の実施の形態3による半導体装置のバンプ部を示す側面図である。
【図7】この発明の実施の形態4による半導体装置のバンプ部を示す側面図である。
【図8】この発明の実施の形態4による半導体装置のバンプ部を示す側面図である。
【図9】この発明の実施の形態5による半導体装置のバンプ部を示す側面図である。
【図10】この発明の実施の形態5による半導体装置のバンプ部を示す側面図である。
【符号の説明】
3 半導体チップ、4,6 バンプ、4b 突起部、5 インナーリード、B第二屈曲点、C 第三屈曲点。

Claims (6)

  1. 半導体チップ上に形成されたバンプとインナーリード上に形成されたバンプをワイヤにより接続して構成される半導体装置において、上記ワイヤには第二屈曲点及び第三屈曲点を形成し、上記バンプ間の水平距離をLとしたとき、上記インナーリード上に形成された上記バンプと上記第二屈曲点及び上記第三屈曲点との距離をそれぞれ0.15×L及び0.4×Lとなるよう形成したことを特徴とする半導体装置。
  2. 上記半導体チップ上に形成された上記バンプと上記第三屈曲点の高さが上記ワイヤ高さの最高点となるように形成したことを特徴とする請求項1記載の半導体装置。
  3. 半導体チップ上に形成されたバンプとインナーリード上に形成されたバンプをワイヤにより接続して構成される半導体装置の製造方法において、キャピラリから出たワイヤを90°以下に屈曲させ、上記バンプ上でスティッチボンディングすることを特徴とする半導体装置の製造方法。
  4. 上記バンプの中心から上記キャピラリの中心を上記ワイヤ進入方向にずらしてスティッチボンディングすることを特徴とする請求項3記載の半導体装置の製造方法。
  5. 上記バンプの半径と上記キャピラリのチャンファー半径との和を上記ずらし量に設定するとともに、上記バンプの突起部の段差が10μm以上で、上記バンプの半径と上記突起部の半径との差が3μm以上に設定された上記バンプ上でスティッチボンディングすることを特徴とする請求項4記載の半導体装置の製造方法。
  6. 上面がワイヤ進入方向に対して傾斜した上記バンプ上でスティッチボンディングすることを特徴とする請求項4記載の半導体装置の製造方法。
JP2003067553A 2003-03-13 2003-03-13 半導体装置及びその製造方法 Pending JP2004281488A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2003067553A JP2004281488A (ja) 2003-03-13 2003-03-13 半導体装置及びその製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2003067553A JP2004281488A (ja) 2003-03-13 2003-03-13 半導体装置及びその製造方法

Publications (2)

Publication Number Publication Date
JP2004281488A true JP2004281488A (ja) 2004-10-07
JP2004281488A5 JP2004281488A5 (ja) 2006-04-06

Family

ID=33285120

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003067553A Pending JP2004281488A (ja) 2003-03-13 2003-03-13 半導体装置及びその製造方法

Country Status (1)

Country Link
JP (1) JP2004281488A (ja)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011117905A (ja) * 2009-12-07 2011-06-16 Pioneer Electronic Corp ルート選択支援装置及びルート選択支援方法
JPWO2014083805A1 (ja) * 2012-11-28 2017-01-05 パナソニックIpマネジメント株式会社 発光装置および発光装置の製造方法
WO2020121852A1 (ja) * 2018-12-12 2020-06-18 浜松ホトニクス株式会社 光検出装置
JP2020096158A (ja) * 2018-12-12 2020-06-18 浜松ホトニクス株式会社 光検出装置
CN113161468A (zh) * 2021-03-17 2021-07-23 佛山市国星光电股份有限公司 一种发光器件及连接线加工方法
US11513002B2 (en) 2018-12-12 2022-11-29 Hamamatsu Photonics K.K. Light detection device having temperature compensated gain in avalanche photodiode
WO2023223843A1 (ja) * 2022-05-16 2023-11-23 ローム株式会社 半導体装置
US12080822B2 (en) 2018-12-12 2024-09-03 Hamamatsu Photonics K.K. Photodetector and method for manufacturing photodetector

Cited By (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011117905A (ja) * 2009-12-07 2011-06-16 Pioneer Electronic Corp ルート選択支援装置及びルート選択支援方法
JPWO2014083805A1 (ja) * 2012-11-28 2017-01-05 パナソニックIpマネジメント株式会社 発光装置および発光装置の製造方法
US11513002B2 (en) 2018-12-12 2022-11-29 Hamamatsu Photonics K.K. Light detection device having temperature compensated gain in avalanche photodiode
JP2020096158A (ja) * 2018-12-12 2020-06-18 浜松ホトニクス株式会社 光検出装置
CN113167638A (zh) * 2018-12-12 2021-07-23 浜松光子学株式会社 光检测装置
WO2020121852A1 (ja) * 2018-12-12 2020-06-18 浜松ホトニクス株式会社 光検出装置
US11561131B2 (en) 2018-12-12 2023-01-24 Hamamatsu Photonics K.K. Determination method and light detection device
US11901379B2 (en) 2018-12-12 2024-02-13 Hamamatsu Photonics K.K. Photodetector
US11927478B2 (en) 2018-12-12 2024-03-12 Hamamatsu Photonics K.K. Light detection device
JP7455520B2 (ja) 2018-12-12 2024-03-26 浜松ホトニクス株式会社 光検出装置
CN113167638B (zh) * 2018-12-12 2024-06-11 浜松光子学株式会社 光检测装置
US12080822B2 (en) 2018-12-12 2024-09-03 Hamamatsu Photonics K.K. Photodetector and method for manufacturing photodetector
CN113161468A (zh) * 2021-03-17 2021-07-23 佛山市国星光电股份有限公司 一种发光器件及连接线加工方法
CN113161468B (zh) * 2021-03-17 2023-01-10 佛山市国星光电股份有限公司 一种发光器件及连接线加工方法
WO2023223843A1 (ja) * 2022-05-16 2023-11-23 ローム株式会社 半導体装置

Similar Documents

Publication Publication Date Title
JP6415648B2 (ja) センサパッケージ構造
US6528879B2 (en) Semiconductor device and semiconductor module
US7276793B2 (en) Semiconductor device and semiconductor module
JP3189115B2 (ja) 半導体装置及びワイヤボンディング方法
US7067413B2 (en) Wire bonding method, semiconductor chip, and semiconductor package
JP6479099B2 (ja) センサパッケージ構造
JP2004304081A (ja) 半導体チップ、半導体装置及びその製造方法
JP2004281488A (ja) 半導体装置及びその製造方法
US7371675B2 (en) Method and apparatus for bonding a wire
GB2323474A (en) A leadframe for a semiconductor device
US7432588B2 (en) Semiconductor device and method of fabricating the same
US8378507B2 (en) Semiconductor device and method of bonding wires between semiconductor chip and wiring substrate
JP2007012642A (ja) ワイヤボンディング方法
JP5048990B2 (ja) 半導体装置及びその製造方法
JP2954109B2 (ja) 半導体装置及びその製造方法
JP2008041999A (ja) 半導体装置およびその製造方法
JP2005026630A (ja) 半導体装置及びその製造方法
JPS63152161A (ja) 半導体装置
JP4887854B2 (ja) バンプの形成方法およびバンプ
JP4361336B2 (ja) 半導体装置の製造方法
JP2009099946A (ja) 半導体装置
JP2002076048A (ja) フリップチップ接続によるバンプの配置方法
JP2005012140A (ja) 半導体装置およびその製造方法
JP2021174966A (ja) 半導体素子及び半導体素子製造方法
JPH113907A (ja) 半導体装置及びリードフレーム

Legal Events

Date Code Title Description
RD01 Notification of change of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7421

Effective date: 20060123

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060206

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20060206

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20071126

RD01 Notification of change of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7421

Effective date: 20071101

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080115

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20080603