JP2004235411A - Bonding method and apparatus for electronic parts - Google Patents

Bonding method and apparatus for electronic parts Download PDF

Info

Publication number
JP2004235411A
JP2004235411A JP2003021899A JP2003021899A JP2004235411A JP 2004235411 A JP2004235411 A JP 2004235411A JP 2003021899 A JP2003021899 A JP 2003021899A JP 2003021899 A JP2003021899 A JP 2003021899A JP 2004235411 A JP2004235411 A JP 2004235411A
Authority
JP
Japan
Prior art keywords
electronic component
substrate
pressing
chip
pressure
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2003021899A
Other languages
Japanese (ja)
Inventor
Akiyuki Harada
昭如 原田
Fumio Takashima
文夫 高嶋
Kazunori Nitta
一法 新田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Towa Corp
Original Assignee
Towa Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Towa Corp filed Critical Towa Corp
Priority to JP2003021899A priority Critical patent/JP2004235411A/en
Publication of JP2004235411A publication Critical patent/JP2004235411A/en
Pending legal-status Critical Current

Links

Images

Landscapes

  • Wire Bonding (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a bonding method for electronic parts and apparatus therefor capable of effectively solving problems upon pressure welding, by effectively pressurizing the top surfaces of electronic parts individually with uniform pressure without forming any gap by using an electronic parts pressure-welding means to a substrate to include a plurality of semiconductor chips being the electronic parts at a predetermined position. <P>SOLUTION: The bonding apparatus for electronic parts includes the electronic parts pressure-welding means 1 composed of a pressing mechanism 3 and a pressurizing/equalizing mechanism 4. Further, a plurality of the semiconductor chips 2 and the substrate 5 are effectively pressure-welded by using the pressure-welding means 1 in the state where the top surfaces of the plurality of the semiconductor chips 2 are pressed corresponding to the heights thereof, and the top surfaces of the plurality of the semiconductor chips 2 can be pressurized uniformly, effectively, and individually without causing the gap with the aid of the pressurizing means 1, thereby, the problems upon the pressurization of the plurality of the chips 2 and the substrate 5 can be solved effectively. <P>COPYRIGHT: (C)2004,JPO&NCIPI

Description

【0001】
【発明の属する技術分野】
本発明は、所定個所に配置された複数個の電子部品(半導体チップ)の装着された基板を電子部品圧着手段にて圧着する、電子部品のボンディング方法及び装置の改良に関するものである。
【0002】
【従来の技術】
従来より、複数個の電子部品(半導体チップ)をバンプを介して一体に装着した基板(フリップチップ基板)を一括して圧着することが行われている。
【0003】
即ち、複数個の半導体チップをバンプ(接続電極)を介して所定箇所に仮接合された基板を、従来における圧着装置及び圧着方法である、所定温度に加熱された複数個の圧着ツールで一個の該チップの天面に弾性体を介して、複数個の電子部品(該チップ)を本圧着するフェイスダウン方式について記述されている(例えば、特許文献1参照。)。
【0004】
【特許文献1】
特開2002−324821号公報(第3頁、第2図)
【0005】
【発明が解決しようとする課題】
しかしながら、近年の基板の大型化・薄型化や電子部品(半導体チップ)の極小化・極薄化や一枚の基板上に複数個の電子部品をマトリクス状に配置して一括圧着することからも、従来における圧着装置及び圧着方法においては、以下のような圧着時における諸問題が発生すると考えられる。
第一に、電子部品の高さに対応して弾性体を介して複数個の圧着ツールを所定温度に加熱することはできたとしても、電子部品と基板とを本圧着にするのに必要な所定温度にまで複数個の電子部品を満遍なく且つ均等に加熱することが困難であり、さらには、個別に加熱制御することは困難である。
第二に、一個の電子部品の天面を複数個の圧着ツールで本圧着することは、フェイスダウン方式によるフリップチップ基板であれば、実施可能であるかもしれないが、フェイスアップ方式である、例えば、電子部品天面と基板とをワイヤとで電気的に接続するような基板に電子部品を本圧着するのには、非常に電子部品天面を局部的に圧着ツールにて加圧することになるので、該チップの損傷や欠け等の電子部部品不良が発生する。
第三に、弾性体を介して、複数個の電子部品を各別に押圧することはできたとしても、電子部品の微妙な高さ位置の違いを従来の圧着装置では、弾性体のみで電子部品を個別に荷重制御することは、非常に困難であると考えられる。
第四に、近年におけるマトリクス状に配置された電子部品を装着された一枚の基板に対して、従来の圧着装置で本圧着するのには、一個の電子部品に対して複数個の圧着ツールを必要となり、基板全体における電子部品には大量の圧着ツール及び弾性体を必要とする、また、その圧着ツールや弾性体における圧着部品において、個々の電子部品の天面形状より小さく微細加工して、大量に製作する必要があるので、圧着部品のメンテナンスが非常に困難であると共に、例えば、個々の電子部品における荷重制御状況を各別に把握して電子部品毎に個別に荷重制御することは、従来の圧着装置では非常に困難であると考えられる。
【0006】
従って、本発明は、電子部品である所定個所に配置された複数個の半導体チップを装着した基板が電子部品圧着手段を用いて、隙間なく且つ均等な圧力で各別に電子部品の天面を効率良く圧着して、圧着時の諸問題を効率良く解決する、電子部品のボンディング方法及び装置を提供することを目的とする。
【0007】
【課題を解決するための手段】
前記技術的課題を解決するために本発明に電子部品のボンディング方法は、電子部品圧着手段を搭載している電子部品のボンディング装置を用いて、半導体基板の所定個所に配置された電子部品である複数個の半導体チップを前記圧着手段にて前記基板上に圧着する電子部品のボンディング方法であって、前記した電子部品圧着手段において、前記した所定個所に配置された複数個の該チップ天面の高さに対応して、隙間なく且つ均等な圧力で各別に該チップを圧着することを特徴とする。
【0008】
また、前記技術的課題を解決するために本発明に電子部品のボンディング方法は、前記した請求項1に記載の電子部品圧着手段において、複数個の該チップ天面と前記した圧着手段の該チップ側圧着面との間に電子部品保護用のフィルムを供給して、当該フィルムを介して該チップ天面を圧着することを特徴とする。
【0009】
また、前記技術的課題を解決するために本発明に電子部品のボンディング装置は、半導体基板の所定個所に配置された電子部品である複数個の半導体チップを電子部品圧着手段にて前記基板上に圧着する電子部品のボンディング装置であって、前記した電子部品圧着手段において、前記した所定個所に配置された複数個の該チップ天面の高さに対応して各別に該チップ天面を押圧する該チップ用押圧機構と、前記押圧機構に隙間なく且つ均等な圧力を加える加圧均等機構とを含むことを特徴とする。
【0010】
また、前記技術的課題を解決するために本発明に電子部品のボンディング装置は、前記した請求項3に記載の電子部品圧着手段において、複数個の該チップ天面と前記した圧着手段の該チップ側圧着面との間に電子部品保護用のフィルムを供給する当該フィルム供給機構を含むことを特徴とする。
【発明の実施の形態】
即ち、基本的に、電子部品のボンディング装置において、押圧機構・加圧均等機構を備えた電子部品圧着手段を設けたことを特徴とする。
また、前記した電子部品圧着手段において、押圧機構と電子部品の天面との間に電子部品保護用のフィルムを供給する該フィルム供給機構をさらに設けたことを特徴とする。
なお、前記した電子部品圧着手段を用いて、複数個の半導体チップの天面をその高さに対応して押圧した状態で複数個の半導体チップと基板とを圧着する。
また、前記した電子部品圧着手段にて前記した複数個の半導体チップ天面を各別に隙間なく且つ均等に圧着することができるので、前記した複数個の半導体チップと基板との圧着時における諸問題を効率良く解決する。
従って、電子部品である所定個所に配置された複数個の半導体チップを装着した基板が電子部品圧着手段を用いて、隙間なく且つ均等な圧力で各別に電子部品の天面を効率良く圧着して、圧着時の諸問題を効率良く解決する、電子部品のボンディング方法及びその装置を提供することができる。
【0011】
【実施例】
以下、図1乃至図3に基づいて、説明する。
なお、図1乃至図2は、本発明に係るボンディング装置要部を示している。
また、図3は、本発明に用いる基板を示した図である。
【0012】
即ち、本発明に係るボンディング装置において、図1に示すように、電子部品圧着手段1とその圧着手段1にて該チップ2と基板5とを圧着(本圧着)する圧着ステージ7とを設けていると共に、その圧着手段1には、該チップ2天面の高さに対応して各別に該チップ2天面を押圧する該チップ用押圧機構3と、その押圧機構3を各別に隙間なく且つ均等な圧力を加える加圧均等機構4とを設けて構成されている。
【0013】
また、本実施例で用いる基板5は、図1に示すように、例えば、前記基板5上の所定個所に配置された複数個の該チップ2と、基板5側と該チップ2とを電気的に接続するバンプ6(接続電極)とから少なくとも構成されている。
従って、バンプ6を介して基板5上に複数個の該チップ2を一体に装着されたフリップチップ基板8(以下、FC基板8と示す。)を完成させるボンディング装置を示しており、フェイスダウン方式により圧着する電子部品圧着手段1を用いて、FC基板8である製品を完成させることができる。
【0014】
即ち、電子部品圧着手段1は、前述したように、押圧機構3と加圧均等機構4とを圧着ステージ7天面のほぼ直上部に設けられており、該チップ2の数量・形状・配置等に対応して各別に着脱自在に取付け・取外しをできるように構成されている。
また、押圧機構3は、図1に示すように、複数個の該チップ2天面の高さに対応して各別に押圧する該チップ2天面と当接する押圧先端部材9と、押圧先端部材9を付設可能な押圧棒10と、押圧棒10に巻き付けたスプリング等から成る任意の弾性部材11とが設けられている。
また、加圧均等機構4は、図1に示すように、各別にある押圧機構3に対して凸形状であり凸部分に押圧棒10を嵌装固定し且つ加圧する加圧部材12と、一個の加圧部材12における凸部分の両サイドに備えた水平部分に対して均等な圧力を加える二個の空気圧・油圧・水圧等を駆動源とする任意のシリンダー等の加圧部13と、加圧部13を装着固定し且つ押圧機構3を鉛直方向に装着固定し且つ押圧機構3を隙間なく且つ均等な圧力を加える加圧均等部材14と、加圧均等部材14を介して空気圧・油圧・水圧等を駆動源として均等な圧力を加える任意のシリンダー等の駆動部15とが設けられている。
なお、少なくとも押圧先端部材9や圧着ステージ7には、バンプ6を介して該チップ2が基板5上に圧着するために、本実施例においては、熱圧着するために必要な所定温度に加熱する任意の加熱手段を埋設させ構成されている。
【0015】
また、電子部品圧着手段1にて圧着する本実施例におけるFC基板8の該チップ2の数量・配置については、図3に示すように、例えば、該チップ2装着側を上方向からみた上面図を示しており、任意の形状である一枚の基板5上にバンプ6を介して所定位置に配置された図3における水平方向に三列、垂直方向に三列ずつの四ブロック(図例の右からA・B・C・Dの四ブロック)が形成されて十二列、つまり、三十六個の該チップ2天面を形成している。
なお、本実施例において、圧着手段1で該チップ2を圧着する順序としては、図3に示すように、例えば、FC基板8が図3における左側方向から右側方向へ搬送されて供給される場合、まず、各ブロックA・B・C・Dの垂直方向にある最右段列A1・B1・C1・D1の各三個、つまり十二個の該チップ2を各別に略同時に押圧機構3の押圧先端部材9の部分で圧着し(図1参照)、次に、A2・B2・C2・D2の十二個の該チップ2を、次に、A3・B3・C3・D3の十二個の該チップ2を、一枚の基板5を三段階に分けて完全に圧着するように構成されている、このことは、近年における該チップ2を一枚の基板5上に大量に装着することや、そのことで、様々な基板5の数量・配置に対応できるように一枚の基板5上の該チップ2を全て一度に圧着することが困難な場合に、前述のような、基板5全体の水平状態に保持した状態で圧着できるように、効率良く圧着順序を適宜に変更して実施するように構成されている。
【0016】
従って、前述した基板5上の該チップ2を圧着するのには、まず、ボンディング装置において、該チップ2を装着する該チップ未装着の基板5上に、例えば、ウェーハから切断分離された該チップ2の基板装着側にバンプ6を取付て、基板5上の所定位置に各該チップ2を配置して仮接合する。
次に、この仮接合状態の基板5を圧着ステージ7の所定位置に供給され、予め圧着ステージ7のほぼ直上部に待機した電子部品圧着手段1の押圧機構3における押圧先端部材9や圧着ステージ7が圧着するのに必要な所定温度に加熱されて仮接合状態の基板5や該チップ2やバンプ6も加熱される。
次に、圧着ステージ7に載置された仮接合状態の基板5における各ブロックA・B・C・Dの各列A1・B1・C1・D1の三個ずつ、つまりは、十二個の該チップ2の天面に対して各別に十二個の押圧先端部材9がほぼ同時に当接する。ここで、押圧先端部材9が該チップ2の天面に当接するまでは、圧着手段1全体が駆動部15を介して下動するのと同時に、加圧均等部材14に付設された押圧機構3や加圧部材12や加圧手段13も下動する。
また、押圧先端部材9が該チップ2天面に当接するまでは、弾性部材11に弾性力が作用しない復元状態で押圧棒10上部に巻き付けられ、且つ、押圧棒10下部の天面で弾性部材11載置できる押圧棒10上部の形状よりも押圧棒10下部を大きく形成されており、且つ、加圧部材12の凸部分に弾性部材11を巻き付けた押圧棒10上部を貫通させて押圧棒10を加圧部材12に嵌装固定するように構成されている。
また、各別の該チップ2に対応した押圧先端部材9の底面と該チップ2天面とは、ほぼ同じ大きさにするか、押圧先端部材9の底面の方が大きく形成されており、圧着ステージ7上で圧着する所定位置に仮接合状態の基板5が順次搬送され供給される(図1及び図3における左側方向から右側方向へFC基板8が供給される)ように構成されている。
【0017】
次に、図1や図2で示すように、さらに駆動部15が下動することで、押圧機構3は該チップ2天面に押圧されて、押圧棒10が上方向に微動して弾性部材11も弾性力が作用した縮んだ状態となって該チップ2を加熱されたバンプ6が基板5上の所定位置に圧着される。
なお、該チップ2が所定位置の基板5上に完全に圧着される所要時間が経過するまでの間に、各押圧機構3で押圧された各該チップ2を、加圧均等機構4における加圧部材12と加圧部13とにより最終的に該チップ2天面と押圧先端部材9底面とに隙間なく且つ均等な圧力を加える、つまりは、個別に該チップ2の高さに対応して個別に荷重制御を実施することができる。
つまりは、加熱制御や荷重制御等における制御機構においては、圧着手段1における任意の各部品に組み込まれており、該チップ2に基板5を圧着する工程時で連続して制御できるように構成されている。
【0018】
次に、完全に圧着された十二個の該チップ2より駆動部材15が上動するのと同時に、弾性力が作用した縮んだ状態となった弾性部材11が復元状態に戻り、押圧機構3が下方向に微動して、完全圧着された十二個の該チップ2天面(各ブロックA・B・C・Dの各列A1・B1・C1・D1の三個ずつ、つまりは、十二個の該チップ2の天面)から各別の十二個の押圧先端部材9底面が離間する。次に、さらに駆動部15が上動するのと同時に、加圧均等部材14に付設された押圧機構3や加圧部材12や加圧手段13も上動する。
次に、前述したように、次に、A2・B2・C2・D2の十二個の該チップ2を、次に、A3・B3・C3・D3の十二個の該チップ2を、一枚の基板5を三段階に分けて圧着し、つまりは、三十六個の全ての該チップ2が基板5上に完全に圧着された基板5であるFC基板8(製品)が完成される。
次に、製品であるFC基板8を圧着ステージ7より移動して搬出するのと略同時に、仮接合状態の基板5を圧着ステージ7上へ移動して連続して効率良くFC基板8をボンディング装置における圧着手段1にて完成させることができる。
【0019】
従って、電子部品圧着手段1を用いて、複数個の半導体チップ2の天面をその高さに対応して押圧した状態で複数個の該チップ2と基板5とを効率良く圧着することができると共に、電子部品圧着手段1にて複数個の該チップ2天面を各別に隙間なく且つ均等に効率良く圧着することができるので、複数個の該チップ2と基板5との圧着時における諸問題を効率良く解決することができる。
即ち、電子部品である所定個所に配置された複数個の半導体チップ2を装着した基板5が電子部品圧着手段1を用いて、隙間なく且つ均等な圧力で各別に電子部品の天面を効率良く圧着して、圧着時の諸問題を効率良く解決する、電子部品のボンディング方法及び装置を提供することができる。
【0020】
なお、本実施例としては、図1で示すボンディング装置の電子部品圧着手段1を用いて、押圧機構3と該チップ2の天面との間に、図示していないが、更に、電子部品保護用のフィルムを供給する該フィルム供給機構を設けて圧着作業を実施してもよい。
この場合は、圧着時の諸問題である電子部品である該チップ2の損傷や欠け等の電子部部品不良をさらに効率良く発生させずに圧着作業を実施できる。
【0021】
また、他の実施例として、図示していないが、フェイスアップ方式による該チップ2天面と基板5とをワイヤ(接続電極)で電気的に接続するフェイスアップ型基板を本実施例の圧着手段1を用いて圧着作業を実施できて、このときは、電子部品保護用のフィルムを供給する該フィルム供給機構を用いて圧着作業を実施することが好ましい。
なお、このフェイスアップ型基板の該チップ2と基板5とを圧着するのには、基板側と該チップ底面側とに粘着性を有するエポキシ樹脂等からなる任意の接着部材を基板5上に貼り付けて該チップ2を仮接合してから、該チップ2天面と圧着手段1の押圧機構3における押圧先端部材9底面との間に電子部品保護用のフィルムを介して、圧着作業を実施することになる。
この場合は、本実施例と同様に、マトリスク状に配置された該チップ2を基板5上に完全に圧着する所要時間(特に、エポキシ樹脂を硬化させる時間)が、本実施例でのFC基板8におけるバンプ6圧着にかかる所要時間よりも長く圧着する必要があるので、一度の圧着作業で複数個の該チップ(電子部品)天面を隙間なく且つ均等な圧力で各別に効率良く圧着できる、本実施例の圧着手段1を用いれば、より一層、圧着時の諸問題を効率良く解決することができ、さらには、製品の生産性向上にもつながることになる。
また、従来における圧着装置で実施困難であったフェイスアップ方式によるフェイスアップ型基板の圧着作業も効率良く実施することができる。
【0022】
また、本発明に用いる前述したフェイスダウン方式によるFC基板8やフェイスアップ方式によるフェイスアップ型基板において、基板5自体の形状は、円形や多角形(四角形が好ましい)等の任意の形状で形成されたものでも適宜に実施できるし、その基板5上に装着された該チップ2の数量・形状・配置等も本実施例における図3に示すものに限定されずに、任意に形成された該チップ2を装着された基板5に適宜に選択して実施することができる。
【0023】
また、本実施例においては、該チップ2を圧着する圧着手段1における押圧機構3の配置については、図1で示すように、各ブロックA・CにおけるA1・C1を圧着する押圧棒10の鉛直方向の長さを各ブロックB・DにおけるB1・D1より短く形成して交互に長さを変更し、且つ、図2で示すように、基板の短辺方向から見たA1列の三個の押圧棒10も交互に長さを変更し実施しているが、圧着手段1の構成要素については、図1及び図2に示されたものに限定されずに適宜に配置・形状・数量・部品・制御等を任意の構成にて実施してもよい。
また、本実施例における加圧部13や駆動部15は、任意のシリンダー駆動で説明しているが、空気圧・油圧・水圧等を駆動源として均等な圧力を加える任意のモータ駆動として圧着手段1全体や押圧機構3を上下動するような構成にしてもよい。
【0024】
また、本発明は、上述の各実施形態に限定されるものではなく、本発明の趣旨を逸脱しない範囲内で、必要に応じて、任意にかつ適宜に変更・選択して採用できるものである。
【0025】
【発明の効果】
本発明によれば、電子部品である所定個所に配置された複数個の半導体チップを装着した基板が電子部品圧着手段を用いて、隙間なく且つ均等な圧力で各別に電子部品の天面を効率良く圧着して、圧着時の諸問題を効率良く解決する、電子部品のボンディング方法及び装置を提供する、優れた効果を奏するものである。
【図面の簡単な説明】
【図1】図1は、本発明に係わるボンディング装置要部を示す概略側面図である。
【図2】図2は、図1に対応する前記装置要部を示す概略平面図である。
【図3】図3は、本発明に用いる基板の例を示す概略平面図である。
【符号の説明】
1 電子部品圧着手段
2 半導体チップ
3 押圧機構
4 加圧均等機構
5 基板
6 バンプ(接続電極)
7 圧着ステージ
8 フリップチップ基板(FC基板)
9 押圧先端部材
10 押圧棒
11 弾性部材
12 加圧部材
13 加圧部
14 加圧均等部材
15 駆動部
[0001]
TECHNICAL FIELD OF THE INVENTION
The present invention relates to an improvement in a method and an apparatus for bonding electronic components, in which a substrate on which a plurality of electronic components (semiconductor chips) arranged at predetermined locations are mounted is pressed by an electronic component pressing unit.
[0002]
[Prior art]
2. Description of the Related Art Conventionally, a substrate (flip chip substrate) on which a plurality of electronic components (semiconductor chips) are integrally mounted via bumps is collectively crimped.
[0003]
That is, a substrate in which a plurality of semiconductor chips are temporarily bonded to predetermined locations via bumps (connection electrodes) is combined with a plurality of crimping tools heated to a predetermined temperature using a conventional crimping apparatus and crimping method. There is described a face-down system in which a plurality of electronic components (the chip) are fully press-bonded to the top surface of the chip via an elastic body (for example, see Patent Document 1).
[0004]
[Patent Document 1]
JP-A-2002-324821 (page 3, FIG. 2)
[0005]
[Problems to be solved by the invention]
However, in recent years, the size and thickness of substrates have been reduced and the size of electronic components (semiconductor chips) has been minimized and reduced. Also, a plurality of electronic components have been arranged in a matrix on a single substrate and are collectively pressed. In the conventional crimping apparatus and crimping method, it is considered that the following problems at the time of crimping occur.
First, even if it is possible to heat a plurality of crimping tools to a predetermined temperature via an elastic body corresponding to the height of the electronic component, it is necessary to fully compress the electronic component and the board. It is difficult to uniformly and evenly heat a plurality of electronic components to a predetermined temperature, and it is also difficult to individually control heating.
Secondly, it is possible to carry out the final press-bonding of the top surface of one electronic component with a plurality of press-bonding tools, if it is a flip-chip board by a face-down method, but it is a face-up method. For example, to fully crimp an electronic component to a board that electrically connects the top of the electronic component and the board with wires, it is necessary to press the top of the electronic component locally with a crimping tool. Therefore, electronic part defects such as damage or chipping of the chip occur.
Third, even if a plurality of electronic components can be pressed individually via the elastic body, the difference in the height of the electronic components is slightly different in the conventional crimping apparatus. It is considered that it is very difficult to individually control the weight of the.
Fourth, in order to perform final crimping with a conventional crimping device on a single substrate on which electronic components arranged in a matrix in recent years are mounted, a plurality of crimping tools are required for one electronic component. It is necessary to use a large amount of crimping tools and elastic bodies for the electronic components on the entire board. Since it is necessary to mass-produce, it is very difficult to maintain the crimped parts.For example, it is difficult to grasp the load control status of each electronic component separately and to control the load individually for each electronic component. It is considered very difficult with a conventional crimping device.
[0006]
Therefore, according to the present invention, a substrate on which a plurality of semiconductor chips arranged at predetermined locations, which are electronic components, is mounted on the top surface of each electronic component efficiently with no gap and even pressure using electronic component crimping means. An object of the present invention is to provide a method and an apparatus for bonding electronic components, which can perform good pressure bonding and efficiently solve various problems at the time of pressure bonding.
[0007]
[Means for Solving the Problems]
In order to solve the above technical problem, an electronic component bonding method according to the present invention is an electronic component arranged at a predetermined position on a semiconductor substrate using an electronic component bonding apparatus equipped with an electronic component crimping unit. A method of bonding an electronic component, wherein a plurality of semiconductor chips are pressure-bonded onto the substrate by the pressure-bonding means, wherein the electronic component-pressure bonding means includes a plurality of chip top surfaces arranged at the predetermined locations. According to the height, the chips are individually crimped with uniform pressure without gaps.
[0008]
According to another aspect of the present invention, there is provided a method for bonding an electronic component, comprising: a plurality of the top surfaces of the chip; It is characterized in that a film for protecting electronic components is supplied between the chip and the side crimping surface, and the chip top surface is crimped through the film.
[0009]
Further, in order to solve the above technical problem, the present invention provides an electronic component bonding apparatus comprising: a plurality of semiconductor chips, which are electronic components arranged at predetermined locations on a semiconductor substrate; An electronic component bonding apparatus for crimping, wherein the electronic component crimping means presses the chip top surfaces individually according to the heights of the plurality of chip top surfaces arranged at the predetermined locations. It is characterized by including a pressing mechanism for the chip and a pressure equalizing mechanism for applying a uniform pressure to the pressing mechanism without any gap.
[0010]
According to another aspect of the present invention, there is provided an electronic component bonding apparatus according to the present invention, wherein a plurality of the chip top surfaces and the chips of the above-described crimping unit are provided. It is characterized by including the film supply mechanism for supplying a film for protecting an electronic component between the side pressure bonding surface.
BEST MODE FOR CARRYING OUT THE INVENTION
That is, basically, an electronic component bonding apparatus is characterized in that an electronic component crimping means having a pressing mechanism and a pressure equalizing mechanism is provided.
In the above-mentioned electronic component crimping means, a film supply mechanism for supplying a film for protecting the electronic component is further provided between the pressing mechanism and the top surface of the electronic component.
The plurality of semiconductor chips and the substrate are crimped using the above-described electronic component crimping means while the top surfaces of the plurality of semiconductor chips are pressed according to their heights.
In addition, since the top surfaces of the plurality of semiconductor chips can be pressed evenly and without gaps by the electronic component pressing means, there are various problems in pressing the plurality of semiconductor chips and the substrate. Is solved efficiently.
Therefore, a substrate on which a plurality of semiconductor chips arranged at predetermined positions, which are electronic components, is efficiently pressed on the top surface of each electronic component without gaps and with uniform pressure using electronic component pressing means. In addition, it is possible to provide a bonding method of an electronic component and a device therefor that efficiently solve various problems at the time of pressure bonding.
[0011]
【Example】
Hereinafter, description will be given based on FIGS. 1 to 3.
1 and 2 show a main part of a bonding apparatus according to the present invention.
FIG. 3 is a diagram showing a substrate used in the present invention.
[0012]
That is, in the bonding apparatus according to the present invention, as shown in FIG. 1, an electronic component crimping means 1 and a crimping stage 7 for crimping (finally crimping) the chip 2 and the substrate 5 by the crimping means 1 are provided. At the same time, the crimping means 1 includes a tip pressing mechanism 3 for individually pressing the top surface of the chip 2 corresponding to the height of the top surface of the chip 2, and the pressing mechanism 3 for each of the pressing mechanisms 3 without gaps. A pressure equalizing mechanism 4 for applying a uniform pressure is provided.
[0013]
As shown in FIG. 1, for example, the substrate 5 used in the present embodiment is formed by electrically connecting a plurality of the chips 2 arranged at predetermined positions on the substrate 5 and the substrate 5 and the chips 2. And at least a bump 6 (connection electrode) connected to the second electrode.
Accordingly, a bonding apparatus for completing a flip chip substrate 8 (hereinafter, referred to as an FC substrate 8) in which a plurality of chips 2 are integrally mounted on a substrate 5 via bumps 6 is shown, and a face-down system is shown. The product which is the FC substrate 8 can be completed by using the electronic component crimping means 1 for crimping according to the above.
[0014]
That is, as described above, the electronic component crimping means 1 has the pressing mechanism 3 and the pressure equalizing mechanism 4 provided almost immediately above the top surface of the crimping stage 7, and the number, shape, arrangement, etc. of the chips 2 , So that each can be detachably attached and detached.
Further, as shown in FIG. 1, the pressing mechanism 3 includes a pressing tip member 9 that abuts on the top surface of the chips 2, which individually presses corresponding to the height of the plurality of chips 2, and a pressing tip member. There is provided a pressing rod 10 to which the pressing member 9 can be attached, and an optional elastic member 11 made of a spring or the like wound around the pressing rod 10.
As shown in FIG. 1, the pressure equalizing mechanism 4 has a convex shape with respect to each of the pressing mechanisms 3. A pressurizing unit 13 such as an arbitrary cylinder or the like driven by two air pressures, hydraulic pressures, water pressures, etc. for applying uniform pressure to horizontal portions provided on both sides of the convex portion of the pressure member 12; The pressure unit 13 is mounted and fixed, the pressing mechanism 3 is mounted and fixed in the vertical direction, and the pressing mechanism 3 applies a uniform and uniform pressure to the pressing mechanism 3 without gaps. A drive unit 15 such as an arbitrary cylinder that applies uniform pressure using water pressure or the like as a drive source is provided.
In this embodiment, at least the pressing tip member 9 and the pressure bonding stage 7 are heated to a predetermined temperature necessary for thermocompression bonding in order to press the chip 2 onto the substrate 5 via the bumps 6. Arbitrary heating means is embedded.
[0015]
Further, as shown in FIG. 3, the number and arrangement of the chips 2 of the FC board 8 in this embodiment to be crimped by the electronic component crimping means 1 are, for example, top views of the mounting side of the chips 2 viewed from above. 3 are arranged at predetermined positions on a single substrate 5 having an arbitrary shape via bumps 6 in three rows in the horizontal direction and three blocks in the vertical direction in FIG. Four blocks (A, B, C, D) are formed from the right to form twelve rows, that is, thirty-six chips 2 on the top surface.
In this embodiment, the order in which the chip 2 is crimped by the crimping means 1 is, for example, as shown in FIG. 3, when the FC substrate 8 is conveyed and supplied from the left side to the right side in FIG. First, the three rightmost columns A1, B1, C1, and D1 in the vertical direction of the blocks A, B, C, and D, that is, twelve chips 2 are respectively and substantially simultaneously pressed by the pressing mechanism 3. Crimping is performed at the portion of the pressing tip member 9 (see FIG. 1), and then, the twelve chips A2, B2, C2, D2, and the twelve chips A3, B3, C3, D3 The chip 2 is configured so that one substrate 5 is completely pressed in three steps. This means that the chip 2 can be mounted on a single substrate 5 in large quantities in recent years. Therefore, the chip on one substrate 5 can be adapted to various quantities and arrangements of the substrate 5. In a case where it is difficult to press-bond all of the substrates 2 at a time, the press-fitting order is efficiently changed as appropriate so that the press-bonding can be performed while the entire substrate 5 is held in a horizontal state as described above. Have been.
[0016]
Therefore, in order to press-bond the chip 2 on the substrate 5 described above, first, the bonding apparatus mounts the chip 2 on the substrate 5 on which the chip 2 is not mounted, for example, the chip cut and separated from the wafer. The bumps 6 are mounted on the substrate mounting side of the substrate 2, and the respective chips 2 are arranged at predetermined positions on the substrate 5 and are temporarily joined.
Next, the substrate 5 in the temporarily bonded state is supplied to a predetermined position of the pressure bonding stage 7, and the pressing tip member 9 and the pressure bonding stage 7 of the pressing mechanism 3 of the electronic component pressure bonding means 1 which are waiting almost immediately above the pressure bonding stage 7 in advance. Is heated to a predetermined temperature necessary for pressure bonding, and the substrate 5, the chip 2 and the bumps 6 in the temporarily joined state are also heated.
Next, three columns A1, B1, C1, and D1 of each block A, B, C, and D in the temporarily bonded substrate 5 placed on the pressure bonding stage 7, that is, twelve Twelve pressing tip members 9 respectively contact the top surface of the chip 2 almost simultaneously. Here, until the pressing tip member 9 comes into contact with the top surface of the chip 2, the pressing mechanism 3 attached to the pressing uniform member 14 at the same time as the entire pressing unit 1 moves down via the driving unit 15. The pressure member 12 and the pressure means 13 also move downward.
Until the pressing tip member 9 contacts the top surface of the chip 2, the elastic member 11 is wound around the upper part of the pressing rod 10 in a restored state in which no elastic force acts on the elastic member 11, and the elastic member 11 The lower part of the pressing rod 10 is formed larger than the upper part of the pressing rod 10 on which the pressing member 10 can be mounted, and the upper part of the pressing rod 10 in which the elastic member 11 is wound around the convex part of the pressing member 12 is penetrated. To the pressing member 12.
Further, the bottom surface of the pressing tip member 9 corresponding to each of the chips 2 and the top surface of the chip 2 may be substantially the same size, or the bottom surface of the pressing tip member 9 may be formed larger. The substrate 5 in the temporarily bonded state is sequentially conveyed and supplied to a predetermined position where pressure bonding is performed on the stage 7 (the FC substrate 8 is supplied from the left side to the right side in FIGS. 1 and 3).
[0017]
Next, as shown in FIGS. 1 and 2, when the driving unit 15 further moves downward, the pressing mechanism 3 is pressed against the top surface of the chip 2, and the pressing rod 10 slightly moves upward to move the elastic member. 11 is also in a contracted state in which the elastic force has acted, and the bump 6 to which the chip 2 has been heated is pressed to a predetermined position on the substrate 5.
Until the time required for completely pressing the chip 2 onto the substrate 5 at the predetermined position elapses, each chip 2 pressed by each pressing mechanism 3 is pressed by the pressing uniform mechanism 4. Ultimately, a uniform pressure is applied between the top surface of the chip 2 and the bottom surface of the pressing tip member 9 by the member 12 and the pressing portion 13 without any gap, that is, individually corresponding to the height of the chip 2 , Load control can be performed.
That is, the control mechanism for heating control, load control, and the like is incorporated in any part of the crimping means 1 and is configured to be able to continuously control during the step of crimping the substrate 5 on the chip 2. ing.
[0018]
Next, at the same time as the drive member 15 moves upward from the twelve chips 2 that have been completely pressed, the elastic member 11 in the contracted state where the elastic force has acted returns to the restored state, and the pressing mechanism 3 Is slightly moved downward, and the top surface of the twelve completely crimped chips 2 (three in each row A1, B1, C1, D1 of each block A, B, C, D, that is, The bottom surfaces of the other twelve pressing tip members 9 are separated from the top surfaces of the two chips 2). Next, at the same time when the driving unit 15 further moves upward, the pressing mechanism 3, the pressing member 12, and the pressing means 13 attached to the pressing uniform member 14 also move upward.
Next, as described above, next, twelve chips A2, B2, C2, and D2, and then twelve chips A3, B3, C3, and D3, one sheet The substrate 5 is pressure-bonded in three stages, that is, the FC substrate 8 (product), which is the substrate 5 in which all 36 chips 2 are completely pressed on the substrate 5, is completed.
Next, almost simultaneously with moving and unloading the FC substrate 8 as a product from the pressure bonding stage 7, the temporarily bonded substrate 5 is moved onto the pressure bonding stage 7 to continuously and efficiently bond the FC substrate 8 to the bonding apparatus. Can be completed by the crimping means 1.
[0019]
Therefore, the plurality of semiconductor chips 2 and the substrate 5 can be efficiently crimped by using the electronic component crimping means 1 in a state where the top surfaces of the plurality of semiconductor chips 2 are pressed according to their heights. At the same time, the top surface of the plurality of chips 2 can be individually and efficiently compression-bonded by the electronic component crimping means 1 without any gaps. Can be solved efficiently.
That is, the substrate 5 on which a plurality of semiconductor chips 2 arranged at predetermined locations, which are electronic components, is mounted on the top surface of each electronic component efficiently using the electronic component crimping means 1 with no gap and even pressure. It is possible to provide an electronic component bonding method and apparatus which can efficiently solve various problems at the time of press bonding.
[0020]
In this embodiment, although not shown, between the pressing mechanism 3 and the top surface of the chip 2 by using the electronic component crimping means 1 of the bonding apparatus shown in FIG. May be provided with the film supply mechanism for supplying a film for use.
In this case, the crimping operation can be performed without more efficiently causing a defect in the electronic part such as damage or chipping of the chip 2, which is an electronic component, which is a problem during crimping.
[0021]
As another embodiment, although not shown, a face-up type substrate for electrically connecting the top surface of the chip 2 and the substrate 5 by a wire (connection electrode) by a face-up method is used. 1 can be carried out, and in this case, it is preferable to carry out the crimping operation using the film supply mechanism for supplying a film for protecting electronic components.
In order to press-bond the chip 2 and the substrate 5 of the face-up type substrate, an arbitrary adhesive member made of an epoxy resin or the like having an adhesive property is attached to the substrate 5 and the chip bottom surface. After the chip 2 is temporarily bonded to the top surface of the chip 2 and the bottom surface of the pressing tip member 9 of the pressing mechanism 3 of the pressing unit 1, a pressing operation is performed via a film for protecting electronic components. Will be.
In this case, as in the present embodiment, the time required for completely pressing the chip 2 arranged in a matrix shape on the substrate 5 (particularly, the time for curing the epoxy resin) is the same as the FC substrate in the present embodiment. Since it is necessary to press the bumps longer than the time required for pressing the bumps 6 in step 8, it is possible to efficiently press the top surfaces of a plurality of the chips (electronic components) with a uniform pressure without gaps by a single pressing operation. By using the crimping means 1 of this embodiment, various problems at the time of crimping can be more efficiently solved, and further, the productivity of the product is improved.
In addition, it is possible to efficiently carry out the crimping operation of the face-up type substrate by the face-up method, which has been difficult to perform with the conventional crimping apparatus.
[0022]
Further, in the above-described face-down type FC substrate 8 or face-up type substrate used in the present invention, the shape of the substrate 5 itself may be any shape such as a circle or a polygon (preferably a square). In addition, the number, shape, arrangement, and the like of the chips 2 mounted on the substrate 5 are not limited to those shown in FIG. 3 in this embodiment, and the chips 2 may be arbitrarily formed. 2 can be appropriately selected and implemented on the substrate 5 mounted.
[0023]
In this embodiment, as shown in FIG. 1, the arrangement of the pressing mechanism 3 in the crimping means 1 for crimping the chip 2 is such that the pressing rod 10 for crimping A1 and C1 in each block A and C is vertical. The length in the direction is formed to be shorter than B1 · D1 in each block B · D, and the length is alternately changed, and, as shown in FIG. 2, three A1 rows viewed from the short side direction of the substrate. The length of the pressing rod 10 is also changed alternately, but the components of the crimping means 1 are not limited to those shown in FIG. 1 and FIG. -Control etc. may be performed by arbitrary composition.
Although the pressurizing unit 13 and the driving unit 15 in this embodiment are described as being driven by an arbitrary cylinder, the crimping unit 1 may be driven by an arbitrary motor that applies uniform pressure using air pressure, hydraulic pressure, water pressure, or the like as a driving source. The whole or the pressing mechanism 3 may be configured to move up and down.
[0024]
Further, the present invention is not limited to the above-described embodiments, and can be arbitrarily and appropriately changed / selected as needed and adopted without departing from the spirit of the present invention. .
[0025]
【The invention's effect】
According to the present invention, a substrate on which a plurality of semiconductor chips arranged at predetermined locations, which are electronic components, is mounted on the top surface of each of the electronic components efficiently by using an electronic component crimping means without any gap and with uniform pressure. The present invention provides an excellent effect of providing a method and an apparatus for bonding electronic components, in which the bonding is performed well and the various problems at the time of bonding are efficiently solved.
[Brief description of the drawings]
FIG. 1 is a schematic side view showing a main part of a bonding apparatus according to the present invention.
FIG. 2 is a schematic plan view showing a main part of the apparatus corresponding to FIG. 1;
FIG. 3 is a schematic plan view showing an example of a substrate used in the present invention.
[Explanation of symbols]
DESCRIPTION OF SYMBOLS 1 Electronic component crimping means 2 Semiconductor chip 3 Pressing mechanism 4 Pressure equalizing mechanism 5 Substrate 6 Bump (connection electrode)
7 Crimping stage 8 Flip chip board (FC board)
9 Pressing Tip Member 10 Pressing Rod 11 Elastic Member 12 Pressing Member 13 Pressing Unit 14 Pressing Uniform Member 15 Drive Unit

Claims (4)

電子部品圧着手段を搭載している電子部品のボンディング装置を用いて、半導体基板の所定個所に配置された電子部品である複数個の半導体チップを前記圧着手段にて前記基板上に圧着する電子部品のボンディング方法であって、
前記した電子部品圧着手段において、
前記した所定個所に配置された複数個の該チップ天面の高さに対応して、隙間なく且つ均等な圧力で各別に該チップを圧着することを特徴とする電子部品のボンディング方法。
An electronic component in which a plurality of semiconductor chips, which are electronic components arranged at predetermined locations on a semiconductor substrate, are crimped onto the substrate by the crimping means using an electronic component bonding apparatus equipped with electronic component crimping means. The bonding method of
In the electronic component crimping means described above,
A method of bonding electronic components, wherein the chips are individually pressure-bonded with a uniform pressure in accordance with the heights of the plurality of chips arranged at predetermined locations.
前記した請求項1に記載の電子部品圧着手段において、複数個の該チップ天面と前記した圧着手段の該チップ側圧着面との間に電子部品保護用のフィルムを供給して、当該フィルムを介して該チップ天面を圧着することを特徴とする電子部品のボンディング方法。The electronic component crimping means according to claim 1, wherein a film for protecting an electronic component is supplied between the plurality of chip top surfaces and the chip-side crimp surface of the crimping means, and the film is formed. Bonding the electronic component to the top surface of the chip by pressure bonding. 半導体基板の所定個所に配置された電子部品である複数個の半導体チップを電子部品圧着手段にて前記基板上に圧着する電子部品のボンディング装置であって、
前記した電子部品圧着手段において、
前記した所定個所に配置された複数個の該チップ天面の高さに対応して各別に該チップ天面を押圧する該チップ用押圧機構と、前記押圧機構に隙間なく且つ均等な圧力を加える加圧均等機構とを含むことを特徴とする電子部品のボンディング装置。
An electronic component bonding apparatus for pressing a plurality of semiconductor chips, which are electronic components arranged at predetermined positions on a semiconductor substrate, onto the substrate by electronic component pressing means,
In the electronic component crimping means described above,
A tip pressing mechanism for individually pressing the chip top surface in accordance with the heights of the plurality of chip top surfaces arranged at the predetermined locations, and applying a uniform and uniform pressure to the pressing mechanism. An electronic component bonding apparatus, comprising: a pressure equalizing mechanism.
前記した請求項3に記載の電子部品圧着手段において、複数個の該チップ天面と前記した圧着手段の該チップ側圧着面との間に電子部品保護用のフィルムを供給する当該フィルム供給機構を含むことを特徴とする電子部品のボンディング装置。4. The electronic component crimping device according to claim 3, wherein the film supply mechanism supplies a film for protecting an electronic component between the plurality of chip top surfaces and the chip-side crimp surface of the crimping device. An electronic component bonding apparatus comprising:
JP2003021899A 2003-01-30 2003-01-30 Bonding method and apparatus for electronic parts Pending JP2004235411A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2003021899A JP2004235411A (en) 2003-01-30 2003-01-30 Bonding method and apparatus for electronic parts

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2003021899A JP2004235411A (en) 2003-01-30 2003-01-30 Bonding method and apparatus for electronic parts

Publications (1)

Publication Number Publication Date
JP2004235411A true JP2004235411A (en) 2004-08-19

Family

ID=32951113

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003021899A Pending JP2004235411A (en) 2003-01-30 2003-01-30 Bonding method and apparatus for electronic parts

Country Status (1)

Country Link
JP (1) JP2004235411A (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009044001A (en) * 2007-08-09 2009-02-26 Shibaura Mechatronics Corp Electronic component mounting device and mounting method of the same
KR101106742B1 (en) 2010-04-21 2012-01-18 허혁재 Chip leveling apparatus
KR101171786B1 (en) 2009-09-08 2012-08-13 민건식 Chip leveling apparatus
JP2013080759A (en) * 2011-10-03 2013-05-02 Panasonic Corp Semiconductor element mounting method
JP2022103119A (en) * 2020-12-25 2022-07-07 萬潤科技股▲ふん▼有限公司 Method of controlling pressure bonding device, and pressure bonding device for use in practicing that control method

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009044001A (en) * 2007-08-09 2009-02-26 Shibaura Mechatronics Corp Electronic component mounting device and mounting method of the same
KR101171786B1 (en) 2009-09-08 2012-08-13 민건식 Chip leveling apparatus
KR101106742B1 (en) 2010-04-21 2012-01-18 허혁재 Chip leveling apparatus
JP2013080759A (en) * 2011-10-03 2013-05-02 Panasonic Corp Semiconductor element mounting method
JP2022103119A (en) * 2020-12-25 2022-07-07 萬潤科技股▲ふん▼有限公司 Method of controlling pressure bonding device, and pressure bonding device for use in practicing that control method
JP7364255B2 (en) 2020-12-25 2023-10-18 萬潤科技股▲ふん▼有限公司 A method for controlling a crimping device and a crimping device used to carry out the control method

Similar Documents

Publication Publication Date Title
JP4206320B2 (en) Manufacturing method of semiconductor integrated circuit device
JP2011061073A (en) Method of manufacturing semiconductor device and semiconductor device
JPH0974098A (en) Bonding method for semiconductor chip
JP2011151259A (en) Method of manufacturing packaging body and device of packaging
WO2018062482A1 (en) Method for manufacturing semiconductor device, and mounting device
TWI682512B (en) Thermocompression bonders, methods of operating thermocompression bonders, and interconnect methods for fine pitch flip chip assembly
WO2015133446A1 (en) Crimp head, and mounting device and mounting method using same
US20100133671A1 (en) Flip-chip package structure and the die attach method thereof
JP2004235411A (en) Bonding method and apparatus for electronic parts
WO2018062423A1 (en) Method for manufacturing semiconductor device, and mounting device
KR102372519B1 (en) mounting device
JP4991180B2 (en) Electronic component mounting method and apparatus
JP4796610B2 (en) Manufacturing method of semiconductor integrated circuit device
KR20180104580A (en) Systems and methods for bonding semiconductor elements
US7284686B2 (en) Mounting method of bump-equipped electronic component and mounting structure of the same
JP4425609B2 (en) Chip mounting method and apparatus
TWI729246B (en) Semiconductor device manufacturing apparatus and manufacturing method
TW200911065A (en) Thermocompression-bonding device and method of mounting electric component
JP2006054298A (en) Manufacturing method and apparatus of stacked semiconductor device
JP5512723B2 (en) Electronic component mounting method and apparatus
JPH11274227A (en) Method and device for mounting semiconductor chip
JP2009004462A (en) Method of mounting semiconductor device
JP2001077295A (en) Manufacture of semiconductor device
KR20180105088A (en) System and methods for bonding semiconductor elements
JP7317354B2 (en) Mounting equipment

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20051216

RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20070130

A711 Notification of change in applicant

Effective date: 20061226

Free format text: JAPANESE INTERMEDIATE CODE: A711

A977 Report on retrieval

Effective date: 20070926

Free format text: JAPANESE INTERMEDIATE CODE: A971007

A131 Notification of reasons for refusal

Effective date: 20070928

Free format text: JAPANESE INTERMEDIATE CODE: A131

A02 Decision of refusal

Effective date: 20080206

Free format text: JAPANESE INTERMEDIATE CODE: A02