JP2004221327A - Semiconductor element housing package and semiconductor device - Google Patents

Semiconductor element housing package and semiconductor device Download PDF

Info

Publication number
JP2004221327A
JP2004221327A JP2003007009A JP2003007009A JP2004221327A JP 2004221327 A JP2004221327 A JP 2004221327A JP 2003007009 A JP2003007009 A JP 2003007009A JP 2003007009 A JP2003007009 A JP 2003007009A JP 2004221327 A JP2004221327 A JP 2004221327A
Authority
JP
Japan
Prior art keywords
semiconductor element
input
frame
output terminal
package
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
JP2003007009A
Other languages
Japanese (ja)
Inventor
Taizo Suemitsu
泰三 末光
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera Corp
Original Assignee
Kyocera Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kyocera Corp filed Critical Kyocera Corp
Priority to JP2003007009A priority Critical patent/JP2004221327A/en
Publication of JP2004221327A publication Critical patent/JP2004221327A/en
Ceased legal-status Critical Current

Links

Images

Landscapes

  • Semiconductor Lasers (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To keep the inside of a package air-tight for good operation characteristics of a semiconductor element by making the a semiconductor element housing package hard to warp. <P>SOLUTION: The semiconductor element housing package comprises a rectangular metal base body 1 where a placement 1b on which a semiconductor element 5 is placed is formed on the upper-side main surface while a screwing fitting part 1a extending outside is formed at each of four corners, a metal frame 3 which is attached to enclose the placement part 1b on the outer peripheral part of the upper-side main surface of the base body 1 with a fitting part 3a of an input/output terminal 4 composed of a through hole or notch formed on a side, and the ceramics input/output terminal 4 which is fitted to the fitting part 3a and comprises a metallized wiring layer for electrical continuation between the inside and the outside of the frame 3. The through hole of the screw fitting part 1a that penetrates the upper and lower surfaces in which a screw is inserted, is so formed that the shape of cross section is circular, with the upper side having a smaller bore than the lower side. <P>COPYRIGHT: (C)2004,JPO&NCIPI

Description

【0001】
【発明の属する技術分野】
本発明は、半導体素子を収納するための半導体素子収納用パッケージおよび半導体装置に関する。
【0002】
【従来の技術】
従来の半導体素子を収納するための半導体素子収納用パッケージ(以下、パッケージともいう)を図7、図8に示す。図7はパッケージの平面図、図8は図7のパッケージの断面図である。これらの図において、21は四角形状の基体、23は枠体、24は入出力端子を示し、これら基体21、枠体23、入出力端子24とで、内部空間に半導体素子25を収容する容器が基本的に構成される。
【0003】
基体21は、鉄(Fe)−ニッケル(Ni)−コバルト(Co)合金,銅(Cu)−タングステン(W)等の金属から成り、基体21の上側主面の中央部には、半導体集積回路素子(IC,LSI),半導体レーザ(LD),フォトダイオード(PD)等の半導体素子25を載置するための載置部21bが設けられている。また、基体21の四隅部に外側に延出して設けられた張出部から成るネジ止め部21aが設けられている。この基体21は、ネジ止め部21aの貫通穴にネジを挿入し外部電気回路基板にネジ止め固定される。
【0004】
基体21の上側主面の外周部には、載置部21bを囲繞するようにして接合された枠体23が立設されている。この枠体23は、Fe−Ni−Co合金等の金属から成り、基体21に銀(Ag)ロウ等のロウ材を介してロウ付けされる。
【0005】
枠体23は、側部に貫通孔または切欠きから成る入出力端子24を取り付けるための取付部が形成されている。そして、アルミナ(Al)質焼結体等のセラミックスから成る入出力端子24が枠体23の取付部にAgロウ等のロウ材を介してロウ付けされる。
【0006】
入出力端子24は、上面に一辺から対向する他辺にかけて形成された枠体23の内外を導通するメタライズ配線層を有する四角形状の平板部およびこの平板部の上面にメタライズ配線層の一部を間に挟んで接合された直方体状の立壁部とから成り、この入出力端子24の枠体23外面側のメタライズ配線層にはFe−Ni−Co合金等の金属から成るリード端子26がAgロウ等のロウ材を介して電気的に接続されることによってパッケージが製作される(例えば、下記の特許文献1参照)。
【0007】
このような構成のパッケージの載置部21bに半導体素子25を載置固定した後、半導体素子25の電極と入出力端子24の枠体23内面側のメタライズ配線層とをボンディングワイヤで電気的に接続し、枠体23の上面にFe−Ni−Co合金等から成る蓋体27をシーム溶接法等の溶接法により接合することによって、製品としての半導体装置と成る。そして、ネジ止め部21aの貫通穴にネジを挿入し、基体21を外部電気回路基板にネジ止め固定する。この半導体装置は、リード端子26が外部電気回路に接続され、半導体素子25が外部電気回路に電気的に接続されることによって、半導体素子25が高周波信号で作動することとなる。
【0008】
また、半導体素子25がLD,PD等の光半導体素子である場合には、枠体23の側部に光ファイバ28を挿通させるための貫通孔が設けられ、半導体素子25の光入出力端面と光ファイバ28の光入出力端面が対向するようにして、光ファイバ28が枠体23の貫通孔に挿通固定される。
【0009】
このような光半導体素子を収納するパッケージとしては、下記の特許文献2に記載されているように、ネジ止め部21aを基体21,枠体23よりも縦弾性係数の低い材質、例えば、Cu,Cu合金,アルミニウム(Al),Al合金等で形成し、基体21にAgロウ付けする構成が提案されている。これにより、ネジ止め部21aをネジ止め固定しても、ネジ止め部21aが主に変形して基体21の変形が抑えられ、半導体素子25と光ファイバ28との光入出力端面が対向した状態を維持することができるというものである。
【0010】
【特許文献1】
特開平11−54657号公報
【特許文献2】
特開平6−82659号公報
【0011】
【発明が解決しようとする課題】
しかしながら、上記特許文献1に示される構成においては、基体21をネジ止めして外部電気回路基板に固定した際、ネジ止めにより基体21に歪みが発生し、入出力端子24にクラック等の破損が生じ、パッケージ内部を気密に保持できなくなるという問題点があった。
【0012】
また、半導体素子25が光半導体素子である場合には、ネジ止めにより発生した基体21の歪みで、光ファイバ28の位置がずれ、半導体素子25と光ファイバ28とを光学的に結合できなくなって、光信号を入出力できなくなるという問題点もあった。
【0013】
また、上記特許文献2に示される構成においては、ネジ止め部21aを構成するCuの焼きなまし温度が約450℃、Alの焼きなまし温度が約400℃であるため、ネジ止め部21aを約800℃で基体21にAgロウ付けする際に、ネジ止め部21aが焼きなまされ、ネジ止め部21aが変形する。このようにネジ止め部21aが変形した状態で、基体21を外部電気回路基板にネジ止め固定すると、基体21を外部電気回路基板に密着できず隙間が生じ、半導体素子25から発生する熱を外部に効率よく放散できなくなり、その結果、半導体素子25の温度が上昇し、半導体素子25が正常に作動しなくなるという問題点があった。
【0014】
従って、本発明は上記従来の問題点に鑑み完成されたものであり、その目的は、パッケージの歪を生じ難くしてパッケージ内部を気密に保持するとともに半導体素子の作動性を良好なものとすることにある。
【0015】
【課題を解決するための手段】
本発明の半導体素子収納用パッケージは、上側主面に半導体素子が載置される載置部が形成されるとともに四隅部に外側に延出したネジ止め部がそれぞれ形成された四角形状の金属製の基体と、該基体の前記上側主面の外周部に前記載置部を囲繞するように取着され、側部に貫通孔または切欠きから成る入出力端子の取付部が形成された金属製の枠体と、前記取付部に嵌着された、前記枠体の内外を電気的に導通するメタライズ配線層を有するセラミックス製の入出力端子とを具備しており、前記ネジ止め部は、ネジが挿通される上下面間を貫通する貫通穴が、横断面形状が円形状で、かつ下側よりも上側が小径とされて形成されていることを特徴とする。
【0016】
本発明の半導体素子収納用パッケージは、ネジ止め部は、ネジが挿通される上下面間を貫通する貫通穴が、横断面形状が円形状で、かつ下側よりも上側が小径とされて形成されていることにより、半導体素子収納用パッケージを外部電気回路基板にネジ止め固定した場合に発生する歪を生じさせようとする応力をネジ止め部における貫通穴の上側の突出部が適度に変形することによって吸収し、基体に伝わり難くすることができる。その結果、入出力端子にクラック等の破損が生じるのを有効に抑制でき、半導体素子収納用パッケージ内部を気密に保持することができる。また、半導体素子が光半導体素子である場合、半導体素子と光ファイバとの光学的な結合が低下するのを有効に抑制できる。
【0017】
また、ネジ止め部は基体を延出して形成されていることから、枠体と基体とを高温でロウ付けした際にネジ止め部が変形することはなく、基体を外部電気回路基板に良好に密着させてネジ止め固定することができ、半導体素子から発生する熱を外部に効率よく放散させることもできる。その結果、半導体素子の温度の上昇を抑え、半導体素子を正常に作動させ得る。
【0018】
本発明の半導体装置は、上記本発明の半導体素子収納用パッケージと、前記載置部に載置固定されるとともに前記入出力端子に電気的に接続された半導体素子と、前記枠体の上面に接合された蓋体とを具備したことを特徴とする。
【0019】
本発明の半導体装置は、上記の構成により、上記本発明の半導体素子収納用パッケージを用いた信頼性の高いものとなる。
【0020】
【発明の実施の形態】
本発明の半導体素子収納用パッケージについて以下に詳細に説明する。図1は本発明のパッケージについて実施の形態の一例を示す平面図、図2は図1のパッケージの断面図である。また、図3は本発明のパッケージにおけるネジ止め部の断面図である。これらの図において、1は基体、3は枠体、4は入出力端子、6はリード端子を示し、基体1と枠体3と入出力端子4とで半導体素子5を内部に収納する容器が基本的に構成される。
【0021】
本発明のパッケージは、図1〜図3に示すように、上側主面に半導体素子5が載置される載置部1bが形成されるとともに四隅部に外側に延出したネジ止め部1aがそれぞれ形成された四角形状の金属製の基体1と、この基体1の上側主面の外周部に載置部1bを囲繞するように取着され、側部に貫通孔または切欠きから成る入出力端子4の取付部3aが形成された金属製の枠体3と、取付部3aに嵌着された、枠体3の内外を電気的に導通するメタライズ配線層を有するセラミックス製の入出力端子4とを具備しており、ネジ止め部1aは、ネジが挿通される上下面間を貫通する貫通穴が、横断面形状が円形状で、かつ下側よりも上側が小径とされて形成されている。
【0022】
本発明の基体1は、Fe−Ni−Co合金やCu−W等の金属から成り、そのインゴットに圧延加工や打ち抜き加工等の従来周知の金属加工法を施したり、射出成形と切削加工等を施すことによって所定形状に製作される。基体1の上側主面には、半導体素子5を載置する載置部1bが設けられる。この基体1は、半導体素子5が作動時に発する熱を外部に放熱させる放熱板の役割をも果たす。基体1の表面には、酸化腐食の防止や半導体素子5のロウ付け等による載置固定を良好にするために、厚さ0.5〜9μmのNi層や厚さ0.5〜5μmの金(Au)層から成る金属層をめっき法等により被着させておくとよい。また、半導体素子5の熱を効率よく外部へ放熱させるために、半導体素子5がペルチェ素子等の熱電冷却素子(図示せず)に搭載された状態で載置部1bに載置固定されていてもよい。
【0023】
基体1は四角形状で、その四隅部に外側に延出したネジ止め部1aが形成されている。ネジ止め部1aは、光ファイバ8が枠体3に固定されている場合、図1に示すように、光ファイバ8が固定されている枠体3の側面側およびこの面に対向する側面側に形成されているのがよい。これにより、パッケージを外部電気回路基板にネジ止め固定した際に発生する応力が、光ファイバ8が固定されている枠体3の側面部に加わるのを抑制することができる。即ち、互いに逆の方向に延出した2つのネジ止め部1aの間に位置する部分において曲げ応力が最も大きくなり易いのに対し、枠体3の同じ側面側にある2つのネジ止め部1aの間に位置する部分においては曲げ応力は小さく、この曲げ応力の小さい部分で光ファイバ8を固定することにより、光ファイバ8の位置がずれるのを有効に抑制することができる。
【0024】
また、ネジ止め部1aは、光ファイバ8が枠体3に固定されていない場合には、枠体3の入出力端子4が嵌着されている側面側に形成されているのがよい。これにより、枠体3の同じ側面側にある2つのネジ止め部1aの間に位置する部分、即ち曲げ応力の小さい部分で入出力端子4を嵌着することにより、入出力端子4に加わる応力を小さくして入出力端子4にクラックが生じるのを有効に抑制できる。
【0025】
また、基体1の上側主面の外周部には、載置部1bを囲繞するようにしてAgロウ等のロウ材を介して接合された枠体3が立設されており、枠体3は基体1とともにその内側に半導体素子5を収容する空所を形成する。枠体3は、Fe−Ni−Co合金やCu−W等の金属から成る平面視形状が四角形状の枠状体であり、そのインゴットに圧延加工や打ち抜き加工等の従来周知の金属加工法を施したり、射出成形と切削加工等を施すことによって所定形状に製作され、基体1にAgロウ等のロウ材を介して接続される。また、枠体3の表面には、酸化腐食の防止や入出力端子4のロウ付け等による嵌着を良好にするために、厚さ0.5〜9μmのNi層や厚さ0.5〜5μmのAu層から成る金属層をめっき法等により被着させておくとよい。
【0026】
また、枠体3には、側部に貫通孔または切欠きから成る入出力端子4を取り付けるための取付部3aが形成されている。そして、入出力端子4が枠体3の取付部3aにAgロウ等のロウ材を介してロウ付けされる。
【0027】
入出力端子4は、上面に一辺から対向する他辺にかけて形成された枠体3の内外を導通するメタライズ配線層を有する四角形状の平板部およびこの平板部の上面にメタライズ配線層の一部を間に挟んで接合された直方体状の立壁部とから構成され、枠体3の側部に設けられた取付部3aにAgロウ等のロウ材を介してロウ付けされる。
【0028】
入出力端子4を構成する上記の平板部および立壁部は、酸化アルミニウム(Al)質焼結体、窒化アルミニウム(AlN)質焼結体等のセラミックスから成り、セラミックグリーンシートを打ち抜き加工し、セラミックグリーンシートを多層積層し焼成することによって形成される。
【0029】
入出力端子4の平板部の上面に設けられたメタライズ配線層は、W,Mo,Mn等の導体ペーストを焼成することにより形成され、枠体3外側のメタライズ配線層にはFe−Ni−Co合金等の金属から成るリード端子6がAgロウ等のロウ材を介して電気的に接続される。
【0030】
本発明のパッケージは、図3に示すように、ネジ止め部1aは、ネジが挿通される上下面間を貫通する貫通穴が、横断面形状が円形状で、かつ下側よりも上側が小径とされて形成されている。これにより、パッケージを外部電気回路基板にネジ止め固定した場合に発生する歪を生じさせようとする応力をネジ止め部1aにおける貫通穴の上側の突出部1cが適度に変形することによって吸収し、基体1に伝わり難くすることができる。その結果、入出力端子4にクラック等の破損が生じるのを有効に抑制でき、パッケージ内部を気密に保持することができる。また、半導体素子5が光半導体素子である場合、半導体素子5と光ファイバ8との光学的な結合が低下するのを有効に抑制できる。
【0031】
また、ネジ止め部1aは基体1を延出して形成されていることから、枠体3と基体1とを高温でロウ付けした際にネジ止め部1aが変形することはなく、基体1を外部電気回路基板に良好に密着させてネジ止め固定することができ、半導体素子5から発生する熱を外部に効率よく放散させることもできる。その結果、半導体素子5の温度の上昇を抑え、半導体素子5を正常に作動させ得る。
【0032】
ネジ止め部1aにおける貫通穴は、円形,楕円形等の円形状であり、図3に示すように内周面に段差が形成されていてもよい。この場合、貫通穴の上側の突出部1cが段差部分を支点として大きく変形することができ、突出部1cに加わる応力を緩和する効果が大きくなる。また、貫通穴は、内径が下側から上側にかけて滑らかに変化するように形成されていてもよい。この場合、突出部1cの変形による応力緩和効果を有しながら突出部1cの強度を大きくすることもでき、突出部1cが変形することによって生じ易くなる破損を有効に抑制することができる。
【0033】
突出部1cの厚みA(図3)はネジ止め部1aの厚みをBとした場合に、B/5≦A≦3B/5とするのがよく、ネジ止め部1aをネジ止め固定した場合に、基体1に歪を生じさせようとする応力を突出部1cが適度に変形することによって吸収し、入出力端子4にクラック等の破損が生ずるのを有効に抑制できる。A<B/5の場合、突出部1cが大きく変形して突出部1cが破断し易くなり、基体1をネジ止め固定するのが困難になる。また、A>3B/5の場合、突出部1cが変形し難くなって突出部1cで吸収される応力が小さくなり、ネジ止め固定時に基体1に歪みが生じ易くなる。
【0034】
また、ネジ止め部1aにおける貫通穴の上側の内径C(図3)は下側の内径をDとした場合に、D/3≦C≦5D/6とするのがよく、ネジ止め部1aをネジ止め固定した場合に、基体1に歪を生じさせようとする応力を吸収して入出力端子4にクラック等の破損が生ずるのを有効に抑制できる。C<D/3の場合、突出部1cが大きく変形し、突出部1cが破断し易くなるとともに、ネジ止め部1aを大きくする必要があり近時の小型化傾向に適さないものとなる。また、C>5D/6の場合、突出部1cで吸収される応力が小さくなり、ネジ止め固定時に基体1に歪みが生じ易くなる。
【0035】
また、図3の構成において、図4にネジ止め部1aの断面図で示すように、ネジ止め部1aの上面の貫通穴の開口の周囲に全周にわたって溝が形成されていてもよい。この場合、突出部1cがより変形して応力を緩和し易くなる。さらに、図5にネジ止め部1aの断面図で示すように、段差の側面と天井面との間に凹んだ曲面状の溝を全周にわたって形成してもよい。これにより、突出部1cがより変形して応力を緩和し易くなる。また、図6にネジ止め部1aの平面図で示すように、突出部1cの上下面を貫通するスリット状の切り込みを複数、等間隔で形成してもよい。これにより、突出部1cがより変形して応力を緩和し易くなる。なお、これらを組み合わせてもよい。
【0036】
上記構成のパッケージの載置部1bに半導体素子5を載置固定した後、半導体素子5の電極と入出力端子4のメタライズ配線層の枠体3内側の部位とをボンディングワイヤで電気的に接続し、枠体3の上面にFe−Ni−Co合金等から成る蓋体7をシーム溶接法等の溶接法により接合し、半導体素子5を気密に封止することにより、製品としての半導体装置となる。
【0037】
また、半導体素子5がLD,PD等の光半導体素子である場合には、枠体3の側部に光ファイバ8を挿通させるための貫通孔3bが設けられ、半導体素子5の光入出力端面と光ファイバ8の光入出力端面が対向するようにして、貫通孔3bに石英等の透光性材料からなる光ファイバ8がロウ付け等により挿通固定される。
【0038】
そして、ネジ止め部1aの貫通穴にネジを挿入し基体1を外部電気回路基板にネジ止め固定し、リード端子6を外部電気回路に接続することにより、半導体装置内部に収納した半導体素子5が外部電気回路に電気的に接続され、半導体素子5が電気信号で作動することとなる。
【0039】
なお、本発明は上記実施の形態に限定されるものではなく、本発明の要旨を逸脱しない範囲内で種々の変更を施すことは可能である。
【0040】
【発明の効果】
本発明の半導体素子収納用パッケージは、上側主面に半導体素子が載置される載置部が形成されるとともに四隅部に外側に延出したネジ止め部がそれぞれ形成された四角形状の金属製の基体と、この基体の上側主面の外周部に載置部を囲繞するように取着され、側部に貫通孔または切欠きから成る入出力端子の取付部が形成された金属製の枠体と、取付部に嵌着された、枠体の内外を電気的に導通するメタライズ配線層を有するセラミックス製の入出力端子とを具備しており、前記ネジ止め部は、ネジが挿通される上下面間を貫通する貫通穴が、横断面形状が円形状で、かつ下側よりも上側が小径とされて形成されていることにより、半導体素子収納用パッケージを外部電気回路基板にネジ止め固定した場合に発生する歪を生じさせようとする応力をネジ止め部における貫通穴の上側の突出部が適度に変形することによって吸収し、基体に伝わり難くすることができる。その結果、入出力端子にクラック等の破損が生じるのを有効に抑制でき、半導体素子収納用パッケージ内部を気密に保持することができる。また、半導体素子が光半導体素子である場合、半導体素子と光ファイバとの光学的な結合の低下も有効に抑制できる。
【0041】
また、ネジ止め部は基体を延出して形成されていることから、枠体と基体とを高温でロウ付けした際にネジ止め部が変形することはなく、基体を外部電気回路基板に良好に密着させてネジ止め固定することができ、半導体素子から発生する熱を外部に効率よく放散させることもできる。その結果、半導体素子の温度の上昇を抑え、半導体素子を正常に作動させ得る。
【0042】
本発明の半導体装置は、上記本発明の半導体素子収納用パッケージと、載置部に載置固定されるとともに入出力端子に電気的に接続された半導体素子と、枠体の上面に接合された蓋体とを具備したことにより、上記本発明の半導体素子収納用パッケージを用いた信頼性の高いものとなる。
【図面の簡単な説明】
【図1】本発明の半導体素子収納用パッケージについて実施の形態の例を示す平面図である。
【図2】図1の半導体素子収納用パッケージの断面図である。
【図3】本発明の半導体素子収納用パッケージにおけるネジ止め部の拡大断面図である。
【図4】本発明の半導体素子収納用パッケージにおけるネジ止め部について実施の形態の他の例を示す断面図である。
【図5】本発明の半導体素子収納用パッケージにおけるネジ止め部について実施の形態の他の例を示す断面図である。
【図6】本発明の半導体素子収納用パッケージにおけるネジ止め部について実施の形態の他の例を示す平面図である。
【図7】従来の半導体素子収納用パッケージの平面図である。
【図8】図7の半導体素子収納用パッケージの断面図である。
【符号の説明】
1:基体
1a:ネジ止め部
1b:載置部
1c:突出部
3:枠体
4:入出力端子
5:半導体素子
[0001]
TECHNICAL FIELD OF THE INVENTION
The present invention relates to a semiconductor element housing package for housing a semiconductor element and a semiconductor device.
[0002]
[Prior art]
FIGS. 7 and 8 show a conventional semiconductor element housing package (hereinafter, also referred to as a package) for housing a semiconductor element. FIG. 7 is a plan view of the package, and FIG. 8 is a sectional view of the package of FIG. In these figures, reference numeral 21 denotes a rectangular base, 23 denotes a frame, and 24 denotes input / output terminals. These base 21, frame 23 and input / output terminals 24 are containers for accommodating the semiconductor element 25 in the internal space. Is basically configured.
[0003]
The base 21 is made of a metal such as an iron (Fe) -nickel (Ni) -cobalt (Co) alloy or copper (Cu) -tungsten (W). A mounting portion 21b for mounting a semiconductor element 25 such as an element (IC, LSI), a semiconductor laser (LD), or a photodiode (PD) is provided. In addition, a screwing portion 21a formed of an overhanging portion provided to extend outward at four corners of the base 21 is provided. The base 21 is screwed and fixed to an external electric circuit board by inserting a screw into a through hole of the screwing portion 21a.
[0004]
On the outer peripheral portion of the upper main surface of the base 21, a frame 23 joined so as to surround the mounting portion 21b is provided upright. The frame 23 is made of a metal such as an Fe—Ni—Co alloy, and is brazed to the base 21 via a brazing material such as silver (Ag) brazing.
[0005]
The frame 23 has a mounting portion for mounting an input / output terminal 24 formed of a through hole or a notch on a side portion. Then, the input / output terminal 24 made of ceramics such as alumina (Al 2 O 3 ) sintered body is brazed to the mounting portion of the frame 23 via a brazing material such as Ag brazing.
[0006]
The input / output terminal 24 has a rectangular flat plate portion having a metallized wiring layer that conducts inside and outside of the frame 23 formed from one side to the other side facing the upper surface, and a part of the metallized wiring layer on the upper surface of the flat plate portion. The metallized wiring layer on the outer surface side of the frame 23 of the input / output terminal 24 has a lead terminal 26 made of a metal such as an Fe-Ni-Co alloy, and an Ag solder. The package is manufactured by being electrically connected via a brazing material such as (for example, see Patent Document 1 below).
[0007]
After the semiconductor element 25 is mounted and fixed on the mounting portion 21b of the package having such a configuration, the electrodes of the semiconductor element 25 and the metallized wiring layer on the inner surface side of the frame 23 of the input / output terminal 24 are electrically connected by bonding wires. The semiconductor device as a product is obtained by connecting and joining a lid 27 made of an Fe-Ni-Co alloy or the like to the upper surface of the frame 23 by a welding method such as a seam welding method. Then, a screw is inserted into the through hole of the screwing portion 21a, and the base 21 is screwed and fixed to the external electric circuit board. In this semiconductor device, when the lead terminal 26 is connected to an external electric circuit and the semiconductor element 25 is electrically connected to the external electric circuit, the semiconductor element 25 operates with a high-frequency signal.
[0008]
When the semiconductor element 25 is an optical semiconductor element such as an LD or a PD, a through hole for inserting the optical fiber 28 is provided on a side portion of the frame 23 so that the light input / output end face of the semiconductor element 25 is connected to the optical input / output end face. The optical fiber 28 is inserted and fixed in the through hole of the frame 23 so that the light input / output end faces of the optical fiber 28 face each other.
[0009]
As described in Patent Document 2 below, as a package for accommodating such an optical semiconductor element, a screwing portion 21a is made of a material having a lower longitudinal elastic modulus than the base 21 and the frame 23, for example, Cu, There has been proposed a configuration in which the base 21 is formed of a Cu alloy, aluminum (Al), an Al alloy, or the like, and is brazed to the base 21. As a result, even if the screwed portion 21a is fixed by screwing, the screwed portion 21a is mainly deformed and deformation of the base 21 is suppressed, and the light input / output end faces of the semiconductor element 25 and the optical fiber 28 face each other. Can be maintained.
[0010]
[Patent Document 1]
Japanese Patent Application Laid-Open No. H11-54657 [Patent Document 2]
JP-A-6-82659
[Problems to be solved by the invention]
However, in the configuration disclosed in Patent Document 1, when the base 21 is screwed and fixed to an external electric circuit board, the base 21 is distorted due to the screwing, and the input / output terminals 24 are not damaged by cracks or the like. This causes a problem that the inside of the package cannot be kept airtight.
[0012]
Further, when the semiconductor element 25 is an optical semiconductor element, the position of the optical fiber 28 is shifted due to the distortion of the base 21 caused by screwing, and the semiconductor element 25 and the optical fiber 28 cannot be optically coupled. Also, there has been a problem that optical signals cannot be input / output.
[0013]
In the configuration shown in Patent Document 2, the annealing temperature of Cu constituting the screwed portion 21a is about 450 ° C. and the annealing temperature of Al is about 400 ° C., so that the screwed portion 21a is heated at about 800 ° C. At the time of Ag brazing to the base 21, the screwed portion 21a is annealed, and the screwed portion 21a is deformed. When the base 21 is screwed and fixed to the external electric circuit board with the screwed portion 21a deformed in this manner, the base 21 cannot be in close contact with the external electric circuit board and a gap is generated, and the heat generated from the semiconductor element 25 is transferred to the outside. However, there is a problem that the semiconductor element 25 does not operate normally because the temperature of the semiconductor element 25 rises.
[0014]
Accordingly, the present invention has been completed in view of the above-mentioned conventional problems, and an object of the present invention is to make the package hardly distorted, keep the inside of the package airtight, and improve the operability of the semiconductor element. It is in.
[0015]
[Means for Solving the Problems]
The semiconductor element housing package according to the present invention is a square metal package in which a mounting portion on which a semiconductor element is mounted is formed on an upper main surface, and screw-out portions extending outward at four corners are formed. And a metal member which is attached to an outer peripheral portion of the upper main surface of the substrate so as to surround the mounting portion, and has a mounting portion for an input / output terminal formed of a through hole or a cutout on a side portion. And a ceramic input / output terminal having a metallized wiring layer that is electrically connected to the inside and outside of the frame, which is fitted to the mounting portion, and the screwing portion includes a screw. Is characterized in that a through-hole penetrating between the upper and lower surfaces through which is inserted has a circular cross-sectional shape, and has a smaller diameter on the upper side than on the lower side.
[0016]
In the package for accommodating a semiconductor element of the present invention, the screwing portion is formed such that a through-hole penetrating between upper and lower surfaces into which screws are inserted has a circular cross-sectional shape and a smaller diameter at the upper side than at the lower side. By doing so, the stress that tends to cause distortion generated when the semiconductor element housing package is screwed and fixed to the external electric circuit board is appropriately deformed by the protrusion above the through hole in the screwed portion. This makes it possible to absorb and make it difficult to transmit to the substrate. As a result, the occurrence of damage such as cracks in the input / output terminals can be effectively suppressed, and the inside of the semiconductor element housing package can be kept airtight. Further, when the semiconductor element is an optical semiconductor element, it is possible to effectively suppress a decrease in optical coupling between the semiconductor element and the optical fiber.
[0017]
Further, since the screwed portion is formed by extending the base, the screwed portion is not deformed when the frame body and the base are brazed at a high temperature, and the base is favorably attached to the external electric circuit board. The heat generated from the semiconductor element can be efficiently dissipated to the outside by being closely attached and fixed by screws. As a result, an increase in the temperature of the semiconductor element can be suppressed, and the semiconductor element can operate normally.
[0018]
The semiconductor device of the present invention includes the semiconductor element housing package of the present invention, a semiconductor element mounted and fixed to the mounting portion and electrically connected to the input / output terminal, and an upper surface of the frame body. And a joined lid.
[0019]
With the above configuration, the semiconductor device of the present invention has high reliability using the semiconductor element housing package of the present invention.
[0020]
BEST MODE FOR CARRYING OUT THE INVENTION
The package for housing a semiconductor element of the present invention will be described in detail below. FIG. 1 is a plan view showing an example of an embodiment of the package of the present invention, and FIG. 2 is a sectional view of the package of FIG. FIG. 3 is a sectional view of a screwed portion in the package of the present invention. In these figures, reference numeral 1 denotes a base, 3 denotes a frame, 4 denotes an input / output terminal, and 6 denotes a lead terminal. The base 1, the frame 3, and the input / output terminals 4 constitute a container for housing the semiconductor element 5 inside. Basically configured.
[0021]
In the package of the present invention, as shown in FIGS. 1 to 3, a mounting portion 1b on which the semiconductor element 5 is mounted is formed on the upper main surface, and a screwing portion 1a extending outward at four corners is provided. A rectangular metal base 1 formed and an input / output comprising a through-hole or a notch at a side portion attached to the outer peripheral portion of the upper main surface of the base 1 so as to surround the mounting portion 1b. A metal input / output terminal 4 having a metal frame 3 on which a mounting portion 3a of a terminal 4 is formed, and a metallized wiring layer fitted to the mounting portion 3a and electrically conducting inside and outside of the frame 3 The screwing portion 1a is formed such that a through-hole penetrating between the upper and lower surfaces through which the screw is inserted has a circular cross-sectional shape and a smaller diameter on the upper side than on the lower side. I have.
[0022]
The substrate 1 of the present invention is made of a metal such as an Fe-Ni-Co alloy or Cu-W, and the ingot is subjected to a conventionally known metal working method such as rolling or punching, or injection molding and cutting. It is manufactured in a predetermined shape by applying. A mounting portion 1 b on which the semiconductor element 5 is mounted is provided on the upper main surface of the base 1. The base 1 also functions as a heat radiating plate for radiating heat generated when the semiconductor element 5 operates to the outside. On the surface of the base 1, a Ni layer having a thickness of 0.5 to 9 μm or a gold layer having a thickness of 0.5 to 5 μm It is preferable that a metal layer composed of the (Au) layer is applied by a plating method or the like. Further, in order to efficiently radiate the heat of the semiconductor element 5 to the outside, the semiconductor element 5 is mounted and fixed on the mounting portion 1b while being mounted on a thermoelectric cooling element (not shown) such as a Peltier element. Is also good.
[0023]
The base 1 has a quadrangular shape, and has screwed portions 1a extending outward at four corners. When the optical fiber 8 is fixed to the frame 3, the screwing portion 1 a is provided on the side of the frame 3 to which the optical fiber 8 is fixed and on the side opposite to this surface, as shown in FIG. 1. It should be formed. Thereby, it is possible to suppress the stress generated when the package is screwed and fixed to the external electric circuit board from being applied to the side surface of the frame 3 to which the optical fiber 8 is fixed. That is, the bending stress tends to be the largest at a portion located between the two screwing portions 1a extending in opposite directions, whereas the two screwing portions 1a on the same side surface of the frame body 3 have the same bending stress. The bending stress is small in the portion located between them, and by fixing the optical fiber 8 in the portion where the bending stress is small, the displacement of the optical fiber 8 can be effectively suppressed.
[0024]
When the optical fiber 8 is not fixed to the frame 3, the screwing portion 1a is preferably formed on the side of the frame 3 where the input / output terminal 4 is fitted. As a result, the stress applied to the input / output terminal 4 is increased by fitting the input / output terminal 4 at a portion located between the two screwing portions 1a on the same side surface of the frame 3, that is, a portion having a small bending stress. Can be reduced to effectively suppress the occurrence of cracks in the input / output terminal 4.
[0025]
Further, a frame 3 joined via a brazing material such as Ag brazing so as to surround the mounting portion 1b is provided upright on the outer peripheral portion of the upper main surface of the base 1, and the frame 3 is A space for accommodating the semiconductor element 5 is formed inside the base 1 together with the base 1. The frame body 3 is a frame-shaped body made of a metal such as an Fe-Ni-Co alloy or Cu-W and has a rectangular shape in a plan view, and a conventionally known metal working method such as rolling or punching is applied to the ingot. It is manufactured into a predetermined shape by performing injection molding and cutting, and is connected to the base 1 via a brazing material such as Ag brazing. On the surface of the frame 3, a Ni layer having a thickness of 0.5 to 9 μm or a thickness of 0.5 to 9 μm is formed in order to prevent oxidation corrosion and improve the fitting of the input / output terminals 4 by brazing or the like. It is preferable that a metal layer made of a 5 μm Au layer be applied by plating or the like.
[0026]
The frame 3 has a mounting portion 3a for mounting an input / output terminal 4 formed of a through hole or a notch on a side portion. Then, the input / output terminal 4 is brazed to the mounting portion 3a of the frame 3 via a brazing material such as Ag brazing.
[0027]
The input / output terminal 4 has a rectangular flat plate portion having a metallized wiring layer that conducts inside and outside of the frame 3 formed from one side to the other side facing the upper surface, and a part of the metallized wiring layer on the upper surface of the flat plate portion. A rectangular parallelepiped standing wall portion interposed therebetween is joined, and is brazed to a mounting portion 3a provided on a side portion of the frame 3 via a brazing material such as Ag brazing.
[0028]
The flat plate portion and the vertical wall portion constituting the input / output terminal 4 are made of ceramics such as an aluminum oxide (Al 2 O 3 ) -based sintered body and an aluminum nitride (AlN) -based sintered body, and are formed by punching a ceramic green sheet. Then, it is formed by laminating and firing ceramic green sheets in multiple layers.
[0029]
The metallized wiring layer provided on the upper surface of the flat plate portion of the input / output terminal 4 is formed by firing a conductive paste such as W, Mo, Mn, and the like. Lead terminals 6 made of a metal such as an alloy are electrically connected through a brazing material such as an Ag brazing material.
[0030]
In the package of the present invention, as shown in FIG. 3, the screwing portion 1a has a circular through-hole formed between the upper and lower surfaces into which the screws are inserted, and has a circular cross-sectional shape, and the upper side is smaller in diameter than the lower side. It is formed. As a result, the stress that tends to generate a distortion generated when the package is fixed to the external electric circuit board by screwing is absorbed by appropriately deforming the protrusion 1c above the through hole in the screwing portion 1a, It can be hardly transmitted to the base 1. As a result, it is possible to effectively prevent the input / output terminals 4 from being damaged such as cracks, and to keep the inside of the package airtight. Further, when the semiconductor element 5 is an optical semiconductor element, it is possible to effectively suppress a decrease in optical coupling between the semiconductor element 5 and the optical fiber 8.
[0031]
Further, since the screw portion 1a is formed by extending the base 1, the screw portion 1a is not deformed when the frame 3 and the base 1 are brazed at a high temperature, and the base 1 is externally mounted. It can be tightly fixed to the electric circuit board by screwing, and the heat generated from the semiconductor element 5 can be efficiently radiated to the outside. As a result, a rise in the temperature of the semiconductor element 5 can be suppressed, and the semiconductor element 5 can operate normally.
[0032]
The through hole in the screwing portion 1a has a circular shape such as a circular shape or an elliptical shape, and a step may be formed on the inner peripheral surface as shown in FIG. In this case, the protrusion 1c above the through hole can be largely deformed with the step portion as a fulcrum, and the effect of relaxing the stress applied to the protrusion 1c is increased. Further, the through hole may be formed such that the inner diameter changes smoothly from the lower side to the upper side. In this case, the strength of the protruding portion 1c can be increased while having a stress relaxation effect due to the deformation of the protruding portion 1c, and breakage that easily occurs due to the deformation of the protruding portion 1c can be effectively suppressed.
[0033]
The thickness A of the protruding portion 1c (FIG. 3) is preferably B / 5 ≦ A ≦ 3B / 5, where B is the thickness of the screwing portion 1a, and when the screwing portion 1a is fixed by screwing. In addition, the stress that tends to cause strain in the base 1 is absorbed by appropriately deforming the protruding portion 1c, and it is possible to effectively prevent the input / output terminal 4 from being damaged such as a crack. In the case of A <B / 5, the protruding portion 1c is greatly deformed, so that the protruding portion 1c is easily broken, and it is difficult to fix the base body 1 by screwing. In the case of A> 3B / 5, the protrusion 1c is hardly deformed, the stress absorbed by the protrusion 1c is reduced, and the base 1 is easily distorted at the time of fixing by screwing.
[0034]
When the inner diameter C on the upper side of the through hole in the screwing portion 1a (FIG. 3) is D, the inner diameter on the lower side is preferably D / 3 ≦ C ≦ 5D / 6. When fixed by screwing, it is possible to effectively prevent the input / output terminal 4 from being damaged by absorbing a stress that would cause the substrate 1 to be distorted. In the case of C <D / 3, the protruding portion 1c is greatly deformed, and the protruding portion 1c is easily broken, and the screwing portion 1a needs to be large, which is not suitable for recent miniaturization tendency. When C> 5D / 6, the stress absorbed by the protruding portion 1c is small, and the base 1 is likely to be distorted at the time of fixing by screwing.
[0035]
In addition, in the configuration of FIG. 3, as shown in a cross-sectional view of the screwing portion 1a in FIG. 4, a groove may be formed all around the opening of the through hole on the upper surface of the screwing portion 1a. In this case, the protruding portion 1c is more deformed, and the stress is easily relieved. Further, as shown in a sectional view of the screwing portion 1a in FIG. 5, a curved groove may be formed over the entire circumference between the side surface of the step and the ceiling surface. As a result, the protruding portion 1c is more deformed and the stress is easily alleviated. Further, as shown in a plan view of the screwing portion 1a in FIG. 6, a plurality of slit-shaped cuts penetrating the upper and lower surfaces of the projecting portion 1c may be formed at equal intervals. As a result, the protruding portion 1c is more deformed and the stress is easily alleviated. Note that these may be combined.
[0036]
After the semiconductor element 5 is mounted and fixed on the mounting portion 1b of the package having the above configuration, the electrodes of the semiconductor element 5 and the portion of the metallized wiring layer of the input / output terminal 4 inside the frame 3 are electrically connected by bonding wires. Then, a lid 7 made of an Fe-Ni-Co alloy or the like is joined to the upper surface of the frame 3 by a welding method such as a seam welding method, and the semiconductor element 5 is hermetically sealed, so that a semiconductor device as a product can be obtained. Become.
[0037]
When the semiconductor element 5 is an optical semiconductor element such as an LD or a PD, a through hole 3b for inserting the optical fiber 8 is provided on a side portion of the frame 3, and an optical input / output end face of the semiconductor element 5 is provided. The optical fiber 8 made of a translucent material such as quartz is inserted and fixed in the through hole 3b by brazing or the like so that the light input / output end faces of the optical fiber 8 and the optical fiber 8 face each other.
[0038]
Then, a screw is inserted into the through hole of the screwing portion 1a, the base 1 is screwed and fixed to the external electric circuit board, and the lead terminal 6 is connected to the external electric circuit, whereby the semiconductor element 5 housed inside the semiconductor device is formed. The semiconductor element 5 is electrically connected to an external electric circuit, and operates by an electric signal.
[0039]
Note that the present invention is not limited to the above-described embodiment, and various changes can be made without departing from the spirit of the present invention.
[0040]
【The invention's effect】
The semiconductor element housing package according to the present invention is a square metal package in which a mounting portion on which a semiconductor element is mounted is formed on an upper main surface, and screw-out portions extending outward at four corners are formed. And a metal frame attached to the outer peripheral portion of the upper main surface of the base so as to surround the mounting portion, and formed with a mounting portion for an input / output terminal formed of a through hole or a cutout on a side portion. Body, and a ceramic input / output terminal having a metallized wiring layer electrically connected between the inside and outside of the frame body, which is fitted to the mounting portion, and the screw portion is inserted with a screw. The through hole that passes between the upper and lower surfaces is formed with a circular cross section and a smaller diameter on the upper side than on the lower side, so that the semiconductor element storage package is fixed to the external electric circuit board with screws. Try to cause the distortion that occurs when Stress is absorbed by the protruding portion of the upper through-holes in the screw portion is appropriately deformed, it can be easily transferred to the substrate. As a result, the occurrence of damage such as cracks in the input / output terminals can be effectively suppressed, and the inside of the semiconductor element housing package can be kept airtight. Further, when the semiconductor element is an optical semiconductor element, a decrease in optical coupling between the semiconductor element and the optical fiber can be effectively suppressed.
[0041]
Further, since the screwed portion is formed by extending the base, the screwed portion is not deformed when the frame body and the base are brazed at a high temperature, and the base is favorably attached to the external electric circuit board. The heat generated from the semiconductor element can be efficiently dissipated to the outside by being closely attached and fixed by screws. As a result, an increase in the temperature of the semiconductor element can be suppressed, and the semiconductor element can operate normally.
[0042]
The semiconductor device of the present invention is joined to the semiconductor element housing package of the present invention, the semiconductor element mounted and fixed on the mounting portion and electrically connected to the input / output terminal, and the upper surface of the frame. By providing the lid, the semiconductor device housing package of the present invention is highly reliable.
[Brief description of the drawings]
FIG. 1 is a plan view showing an example of an embodiment of a package for housing a semiconductor element of the present invention.
FIG. 2 is a cross-sectional view of the semiconductor device housing package of FIG. 1;
FIG. 3 is an enlarged cross-sectional view of a screwing portion of the semiconductor device housing package of the present invention.
FIG. 4 is a cross-sectional view showing another example of the embodiment of the screw fixing portion in the semiconductor element housing package of the present invention.
FIG. 5 is a cross-sectional view showing another example of the embodiment of the screw fixing portion in the semiconductor element housing package of the present invention.
FIG. 6 is a plan view showing another example of the embodiment of the screw fixing portion in the semiconductor element housing package of the present invention.
FIG. 7 is a plan view of a conventional semiconductor element storage package.
FIG. 8 is a cross-sectional view of the semiconductor device housing package of FIG. 7;
[Explanation of symbols]
1: base 1a: screwed portion 1b: mounting portion 1c: projecting portion 3: frame body 4: input / output terminal 5: semiconductor element

Claims (2)

上側主面に半導体素子が載置される載置部が形成されるとともに四隅部に外側に延出したネジ止め部がそれぞれ形成された四角形状の金属製の基体と、該基体の前記上側主面の外周部に前記載置部を囲繞するように取着され、側部に貫通孔または切欠きから成る入出力端子の取付部が形成された金属製の枠体と、前記取付部に嵌着された、前記枠体の内外を電気的に導通するメタライズ配線層を有するセラミックス製の入出力端子とを具備しており、前記ネジ止め部は、ネジが挿通される上下面間を貫通する貫通穴が、横断面形状が円形状で、かつ下側よりも上側が小径とされて形成されていることを特徴とする半導体素子収納用パッケージ。A mounting portion on which the semiconductor element is mounted is formed on the upper main surface, and a rectangular metal base formed with screw-out portions extending outward at four corners, respectively; A metal frame attached to an outer peripheral portion of the surface so as to surround the mounting portion and having a mounting portion for an input / output terminal formed of a through hole or a cutout on a side portion; A ceramic input / output terminal having a metallized wiring layer electrically connected between the inside and outside of the frame body, wherein the screwed portion penetrates between upper and lower surfaces through which screws are inserted. A semiconductor element storage package, characterized in that the through hole is formed with a circular cross section and a smaller diameter on the upper side than on the lower side. 請求項1記載の半導体素子収納用パッケージと、前記載置部に載置固定されるとともに前記入出力端子に電気的に接続された半導体素子と、前記枠体の上面に接合された蓋体とを具備したことを特徴とする半導体装置。2. The package for storing a semiconductor element according to claim 1, a semiconductor element mounted and fixed to the mounting portion and electrically connected to the input / output terminal, and a lid bonded to an upper surface of the frame. A semiconductor device comprising:
JP2003007009A 2003-01-15 2003-01-15 Semiconductor element housing package and semiconductor device Ceased JP2004221327A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2003007009A JP2004221327A (en) 2003-01-15 2003-01-15 Semiconductor element housing package and semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2003007009A JP2004221327A (en) 2003-01-15 2003-01-15 Semiconductor element housing package and semiconductor device

Publications (1)

Publication Number Publication Date
JP2004221327A true JP2004221327A (en) 2004-08-05

Family

ID=32897228

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003007009A Ceased JP2004221327A (en) 2003-01-15 2003-01-15 Semiconductor element housing package and semiconductor device

Country Status (1)

Country Link
JP (1) JP2004221327A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007328065A (en) * 2006-06-06 2007-12-20 Casio Comput Co Ltd Optical modulation element unit and projector
JP2012049288A (en) * 2010-08-26 2012-03-08 Kyocera Corp Element housing package, and electronic apparatus equipped with the same

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007328065A (en) * 2006-06-06 2007-12-20 Casio Comput Co Ltd Optical modulation element unit and projector
JP2012049288A (en) * 2010-08-26 2012-03-08 Kyocera Corp Element housing package, and electronic apparatus equipped with the same

Similar Documents

Publication Publication Date Title
JP4822820B2 (en) Semiconductor element storage package and semiconductor device
JP2007059875A (en) Heat dissipation member, and package for electronic part housing using this and electronic apparatus
JPWO2018123064A1 (en) Semiconductor device
JP2006237103A (en) Thermally conductive member and electronic apparatus
JP2021090078A (en) Package for housing optical semiconductor element, and optical semiconductor device
JP2007012718A (en) Electronic component housing package and electronic device
JP2007095956A (en) Package for housing electronic component
JP2005159277A (en) Package for housing optical semiconductor device and optical semiconductor apparatus
JP4931851B2 (en) Package and electronic equipment
JP2004221327A (en) Semiconductor element housing package and semiconductor device
JP2004356391A (en) Package for encasing semiconductor element and semiconductor device
JP2016086126A (en) Semiconductor element package and semiconductor device
JP2004221507A (en) Semiconductor element housing package and semiconductor device
JP4057883B2 (en) Semiconductor element storage package and semiconductor device
JP2004253409A (en) Optical semiconductor element accommodating package and optical semiconductor device
JP2010283265A (en) Airtight package for electrical circuit, and method of manufacturing the same
JP3527902B2 (en) Semiconductor element storage package and semiconductor device
JP6923474B2 (en) Semiconductor device packages and semiconductor devices
JP3840166B2 (en) Semiconductor element storage package and semiconductor device
JP3623179B2 (en) Semiconductor element storage package and semiconductor device
JP2002314186A (en) Package for storing optical semiconductor element and optical semiconductor device
JP2017152557A (en) Package for housing optical semiconductor element and optical semiconductor device
JP2004294782A (en) Optical semiconductor element-housing package and optical semiconductor device
JP4430477B2 (en) High heat dissipation type electronic component storage package
JP2006128267A (en) I/o terminal, package for storing electronic component using same, and electronic device

Legal Events

Date Code Title Description
A621 Written request for application examination

Effective date: 20050712

Free format text: JAPANESE INTERMEDIATE CODE: A621

A977 Report on retrieval

Effective date: 20061116

Free format text: JAPANESE INTERMEDIATE CODE: A971007

A761 Written withdrawal of application

Free format text: JAPANESE INTERMEDIATE CODE: A761

Effective date: 20061120

A131 Notification of reasons for refusal

Effective date: 20061121

Free format text: JAPANESE INTERMEDIATE CODE: A131

AA92 Notification of invalidation

Free format text: JAPANESE INTERMEDIATE CODE: A971092

Effective date: 20061205