JP2004104776A - 電子装置 - Google Patents

電子装置 Download PDF

Info

Publication number
JP2004104776A
JP2004104776A JP2003297026A JP2003297026A JP2004104776A JP 2004104776 A JP2004104776 A JP 2004104776A JP 2003297026 A JP2003297026 A JP 2003297026A JP 2003297026 A JP2003297026 A JP 2003297026A JP 2004104776 A JP2004104776 A JP 2004104776A
Authority
JP
Japan
Prior art keywords
data
target
information
input
direction information
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2003297026A
Other languages
English (en)
Japanese (ja)
Other versions
JP2004104776A5 (enExample
Inventor
Friedbert Berens
フリードベルト・ベレンス
Michael J Thul
ミヒャエル・ジェイ・スル
Frank Gilbert
フランク・ギルベルト
Norbert Wehn
ノルベルト・ヴェーン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics NV
Original Assignee
STMicroelectronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STMicroelectronics NV filed Critical STMicroelectronics NV
Publication of JP2004104776A publication Critical patent/JP2004104776A/ja
Publication of JP2004104776A5 publication Critical patent/JP2004104776A5/ja
Pending legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65—Purpose and implementation aspects
    • H03M13/6566—Implementations concerning memory access contentions
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/27—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes using interleaving techniques
    • H03M13/2771—Internal interleaver for turbo codes

Landscapes

  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Error Detection And Correction (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
JP2003297026A 2002-09-12 2003-08-21 電子装置 Pending JP2004104776A (ja)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
EP02292244A EP1401108A1 (en) 2002-09-12 2002-09-12 Electronic device avoiding write access conflicts in interleaving, in particular optimized concurrent interleaving architecture for high throughput turbo-decoding

Publications (2)

Publication Number Publication Date
JP2004104776A true JP2004104776A (ja) 2004-04-02
JP2004104776A5 JP2004104776A5 (enExample) 2006-08-17

Family

ID=31896984

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003297026A Pending JP2004104776A (ja) 2002-09-12 2003-08-21 電子装置

Country Status (3)

Country Link
US (2) US6901492B2 (enExample)
EP (1) EP1401108A1 (enExample)
JP (1) JP2004104776A (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100568976B1 (ko) * 2004-12-14 2006-04-07 한국전자통신연구원 임시 네트워크에서의 비콘 프레임 전송 방법
JP2007150686A (ja) * 2005-11-28 2007-06-14 Nec Corp ターボ復号器及びそれを備えた通信システム

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7035932B1 (en) * 2000-10-27 2006-04-25 Eric Morgan Dowling Federated multiprotocol communication
US7305593B2 (en) * 2003-08-26 2007-12-04 Lsi Corporation Memory mapping for parallel turbo decoding
KR20060011249A (ko) * 2004-07-29 2006-02-03 삼성전자주식회사 블록 인터리빙을 사용하는 이동통신 시스템에서디인터리빙 버퍼 운용 방법 및 그 장치
KR100912156B1 (ko) * 2005-02-03 2009-08-14 파나소닉 주식회사 병렬 인터리버, 병렬 디인터리버 및 인터리브 방법
FR2888349A1 (fr) * 2005-07-06 2007-01-12 St Microelectronics Sa Adaptation de debit binaire dans un flot de traitement de donnees
US7409606B2 (en) * 2005-08-31 2008-08-05 Motorola, Inc. Method and system for interleaving in a parallel turbo decoder
EP1786109A1 (en) * 2005-11-15 2007-05-16 STMicroelectronics N.V. Block encoding and decoding method and apparatus, with controllable decoding latency
US8122315B2 (en) * 2005-12-01 2012-02-21 Electronics And Telecommunications Research Institute LDPC decoding apparatus and method using type-classified index
US7783936B1 (en) 2006-09-28 2010-08-24 L-3 Communications, Corp. Memory arbitration technique for turbo decoding
GB2443866B (en) * 2006-11-15 2009-08-26 Motorola Inc Interleaver for use in turbo coding
US20110066821A1 (en) * 2008-05-21 2011-03-17 Nxp B.V. data handling system comprising a rearrangement network
CN102037652A (zh) * 2008-05-21 2011-04-27 Nxp股份有限公司 包括存储器组的数据处理系统和数据重排
US20110087949A1 (en) * 2008-06-09 2011-04-14 Nxp B.V. Reconfigurable turbo interleavers for multiple standards
US8179731B2 (en) * 2009-03-27 2012-05-15 Analog Devices, Inc. Storage devices with soft processing
US8707002B2 (en) * 2009-06-09 2014-04-22 Canon Kabushiki Kaisha Control apparatus
KR101397275B1 (ko) * 2009-07-30 2014-05-20 짐 디. 그레이 앤드 어소시에이츠, 아이엔시. 안테나 시스템과 안테나용 커넥터
US20110202819A1 (en) * 2010-02-12 2011-08-18 Yuan Lin Configurable Error Correction Encoding and Decoding
US8879670B2 (en) * 2010-09-08 2014-11-04 Agence Spatiale Europeenne Flexible channel decoder
US8621160B2 (en) 2010-12-17 2013-12-31 Futurewei Technologies, Inc. System and method for contention-free memory access
US9436558B1 (en) * 2010-12-21 2016-09-06 Acronis International Gmbh System and method for fast backup and restoring using sorted hashes
KR20140140252A (ko) * 2013-05-29 2014-12-09 한국전자통신연구원 인터리빙 및 디인터리빙을 위한 메모리 엑세스 장치 및 그 방법
US9411684B2 (en) * 2014-03-18 2016-08-09 Micron Technology, Inc. Low density parity check circuit
US9467252B2 (en) 2014-11-26 2016-10-11 Freescale Semiconductor, Inc. Turbo decoders with extrinsic addressing and associated methods
TWI835417B (zh) * 2022-11-23 2024-03-11 瑞昱半導體股份有限公司 電子裝置

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5761695A (en) * 1995-09-19 1998-06-02 Hitachi, Ltd. Cache memory control method and apparatus, and method and apparatus for controlling memory capable of interleave control
US6425057B1 (en) * 1998-08-27 2002-07-23 Hewlett-Packard Company Caching protocol method and system based on request frequency and relative storage duration
US6651141B2 (en) * 2000-12-29 2003-11-18 Intel Corporation System and method for populating cache servers with popular media contents
TWI260171B (en) * 2001-04-16 2006-08-11 Interdigital Tech Corp Physical layer processing for a wireless communication system using code division multiple access
US20030110357A1 (en) * 2001-11-14 2003-06-12 Nguyen Phillip V. Weight based disk cache replacement method

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100568976B1 (ko) * 2004-12-14 2006-04-07 한국전자통신연구원 임시 네트워크에서의 비콘 프레임 전송 방법
JP2007150686A (ja) * 2005-11-28 2007-06-14 Nec Corp ターボ復号器及びそれを備えた通信システム

Also Published As

Publication number Publication date
US20040052144A1 (en) 2004-03-18
EP1401108A1 (en) 2004-03-24
US6901492B2 (en) 2005-05-31
US7386691B2 (en) 2008-06-10
US20050204262A1 (en) 2005-09-15

Similar Documents

Publication Publication Date Title
JP2004104776A (ja) 電子装置
TWI406509B (zh) 渦輪解碼器及解碼渦輪編碼信號的方法
CA2363410C (en) Highly parallel map decoder
JP3861084B2 (ja) 特に移動無線システム用とした、複合型ターボ符号／畳み込み符号デコーダ
US6996767B2 (en) Memory configuration scheme enabling parallel decoding of turbo codes
US6859906B2 (en) System and method employing a modular decoder for decoding turbo and turbo-like codes in a communications network
KR20010072498A (ko) 맵 디코더용 분할 디인터리버 메모리
US6434203B1 (en) Memory architecture for map decoder
Dobkin et al. Parallel interleaver design and VLSI architecture for low-latency MAP turbo decoders
US5566183A (en) System and method for deinterleaving digital data
US7236591B2 (en) Method for performing turbo decoding in mobile communication system
US7836376B2 (en) Method and apparatus for encoding blocks of data with a blocks oriented code and for decoding such blocks with a controllable latency decoding, in particular for a wireless communication system of the WLAN or WPAN type
US7502990B2 (en) Method and device for handling write access conflicts in interleaving for high throughput turbo-decoding
US10270473B2 (en) Turbo decoders with stored column indexes for interleaver address generation and out-of-bounds detection and associated methods
US9071279B2 (en) Turbo decoder input reordering
Martina et al. On chip interconnects for multiprocessor turbo decoding architectures
May et al. Evaluation of high throughput turbo-decoder architectures
Scarpellino et al. Reconfigurable architecture for LDPC and turbo decoding: A NoC case study
Lapotre et al. A dynamically reconfigurable multi-ASIP architecture for multistandard and multimode turbo decoding
Jezequel et al. Turbo4: a high bit-rate chip for turbo code encoding and decoding
Maltiyar et al. Polar Code: An Advanced Encoding And Decoding Architecture For Next Generation 5G Applications
Ahmed et al. Dynamic reconfiguration approach for high speed turbo decoding using circular rings
Wang et al. A low power VLSI architecture of SOVA-based turbo-code decoder using scarce state transition scheme
HK1121868A1 (en) A turbo decoder and a method for decoding turbo code
HK1121868B (en) A turbo decoder and a method for decoding turbo code

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060705

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20060705

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080708

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20090331