JP2004079753A - 半導体装置の製造方法 - Google Patents

半導体装置の製造方法 Download PDF

Info

Publication number
JP2004079753A
JP2004079753A JP2002237551A JP2002237551A JP2004079753A JP 2004079753 A JP2004079753 A JP 2004079753A JP 2002237551 A JP2002237551 A JP 2002237551A JP 2002237551 A JP2002237551 A JP 2002237551A JP 2004079753 A JP2004079753 A JP 2004079753A
Authority
JP
Japan
Prior art keywords
substrate
processing
processed
film
processing gas
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2002237551A
Other languages
English (en)
Japanese (ja)
Inventor
Mikio Suzuki
鈴木 幹夫
Hiroshi Jinriki
神力 博
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tokyo Electron Ltd
Original Assignee
Tokyo Electron Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Electron Ltd filed Critical Tokyo Electron Ltd
Priority to JP2002237551A priority Critical patent/JP2004079753A/ja
Priority to TW092122511A priority patent/TWI235422B/zh
Priority to AU2003254941A priority patent/AU2003254941A1/en
Priority to PCT/JP2003/010376 priority patent/WO2004017397A1/fr
Publication of JP2004079753A publication Critical patent/JP2004079753A/ja
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/022Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates the layer being a laminate, i.e. composed of sublayers, e.g. stacks of alternating high-k metal oxides

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Formation Of Insulating Films (AREA)
  • Chemical Vapour Deposition (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
JP2002237551A 2002-08-16 2002-08-16 半導体装置の製造方法 Pending JP2004079753A (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP2002237551A JP2004079753A (ja) 2002-08-16 2002-08-16 半導体装置の製造方法
TW092122511A TWI235422B (en) 2002-08-16 2003-08-15 Manufacturing method for semiconductor device
AU2003254941A AU2003254941A1 (en) 2002-08-16 2003-08-15 Method for manufacturing semiconductor device
PCT/JP2003/010376 WO2004017397A1 (fr) 2002-08-16 2003-08-15 Procede de fabrication de dispositif a semi-conducteur

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2002237551A JP2004079753A (ja) 2002-08-16 2002-08-16 半導体装置の製造方法

Publications (1)

Publication Number Publication Date
JP2004079753A true JP2004079753A (ja) 2004-03-11

Family

ID=31884439

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002237551A Pending JP2004079753A (ja) 2002-08-16 2002-08-16 半導体装置の製造方法

Country Status (4)

Country Link
JP (1) JP2004079753A (fr)
AU (1) AU2003254941A1 (fr)
TW (1) TWI235422B (fr)
WO (1) WO2004017397A1 (fr)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005259966A (ja) * 2004-03-11 2005-09-22 Mitsui Eng & Shipbuild Co Ltd 薄膜形成方法
JP2006060170A (ja) * 2004-08-24 2006-03-02 Nec Electronics Corp キャパシタおよび半導体装置の製造方法
US8034727B2 (en) 2005-10-14 2011-10-11 Nec Corporation Method and apparatus for manufacturing semiconductor devices

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6537613B1 (en) * 2000-04-10 2003-03-25 Air Products And Chemicals, Inc. Process for metal metalloid oxides and nitrides with compositional gradients
EP1308992A4 (fr) * 2000-08-11 2006-01-18 Tokyo Electron Ltd Dispositif et traitement de substrat

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005259966A (ja) * 2004-03-11 2005-09-22 Mitsui Eng & Shipbuild Co Ltd 薄膜形成方法
JP2006060170A (ja) * 2004-08-24 2006-03-02 Nec Electronics Corp キャパシタおよび半導体装置の製造方法
US8034727B2 (en) 2005-10-14 2011-10-11 Nec Corporation Method and apparatus for manufacturing semiconductor devices

Also Published As

Publication number Publication date
AU2003254941A1 (en) 2004-03-03
TW200409208A (en) 2004-06-01
TWI235422B (en) 2005-07-01
WO2004017397A1 (fr) 2004-02-26

Similar Documents

Publication Publication Date Title
JP4512098B2 (ja) 半導体装置の製造方法及び基板処理装置
US7795160B2 (en) ALD of metal silicate films
JP4281082B2 (ja) 堆積前の表面調整方法
US7202166B2 (en) Surface preparation prior to deposition on germanium
US8367566B2 (en) Method for manufacturing semiconductor device and method for processing substrate
US6787481B2 (en) Method for manufacturing semiconductor device
US7405453B2 (en) Incorporation of nitrogen into high k dielectric film
JP4102072B2 (ja) 半導体装置
JP2013545275A (ja) 化学気相成長法による低温での誘電体膜の作製
KR20030018134A (ko) 조성과 도핑 농도의 제어를 위한 반도체 소자의 절연막형성 방법
JPWO2007043709A1 (ja) 半導体装置の製造方法およびその製造装置
JP2007528602A (ja) 高誘電率集積用のシリコンゲルマニウム表面層
JP2020133002A (ja) 反応チャンバーにおいて循環堆積プロセスにより基材上に酸化ハフニウムランタン膜を堆積させるための方法
JP4171250B2 (ja) 半導体装置の製造方法
CN101765905B (zh) 半导体器件的制备方法
JP4090346B2 (ja) 半導体装置の製造方法及び基板処理装置
JP3233281B2 (ja) ゲート酸化膜の形成方法
US7084023B2 (en) Method of manufacturing semiconductor device, film-forming apparatus, and storage medium
JP4224044B2 (ja) 半導体装置の製造方法
JP2004079753A (ja) 半導体装置の製造方法
JP2004296820A (ja) 半導体装置の製造方法及び基板処理装置
JP2004296887A (ja) 半導体装置の製造方法及び基板処理装置
US20050170665A1 (en) Method of forming a high dielectric film
JP4933256B2 (ja) 半導体微細構造物を形成する方法
JP2007073637A (ja) 成膜方法および半導体装置の製造方法

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20041122

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20061024

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20061214

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070116

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20070522