|
US6748480B2
(en)
*
|
1999-12-27 |
2004-06-08 |
Gregory V. Chudnovsky |
Multi-bank, fault-tolerant, high-performance memory addressing system and method
|
|
JP2002064145A
(ja)
*
|
2000-06-09 |
2002-02-28 |
Fujitsu Ltd |
冗長素子を備える集積回路チップ、マルチプロセッサおよびその製法
|
|
US6671822B1
(en)
*
|
2000-08-31 |
2003-12-30 |
Hewlett-Packard Development Company, L.P. |
Method and system for absorbing defects in high performance microprocessor with a large n-way set associative cache
|
|
US6968300B2
(en)
*
|
2001-01-26 |
2005-11-22 |
Dell Products L.P. |
Computer system and printed circuit board manufactured in accordance with a quasi-Monte Carlo simulation technique for multi-dimensional spaces
|
|
US6791557B2
(en)
*
|
2001-02-15 |
2004-09-14 |
Sony Corporation |
Two-dimensional buffer pages using bit-field addressing
|
|
US6831651B2
(en)
*
|
2001-02-15 |
2004-12-14 |
Sony Corporation |
Checkerboard buffer
|
|
US7379069B2
(en)
*
|
2001-02-15 |
2008-05-27 |
Sony Corporation |
Checkerboard buffer using two-dimensional buffer pages
|
|
US6765580B2
(en)
*
|
2001-02-15 |
2004-07-20 |
Sony Corporation |
Pixel pages optimized for GLV
|
|
US6828977B2
(en)
*
|
2001-02-15 |
2004-12-07 |
Sony Corporation |
Dynamic buffer pages
|
|
US7038691B2
(en)
*
|
2001-02-15 |
2006-05-02 |
Sony Corporation |
Two-dimensional buffer pages using memory bank alternation
|
|
US6831649B2
(en)
*
|
2001-02-15 |
2004-12-14 |
Sony Corporation |
Two-dimensional buffer pages using state addressing
|
|
US6795079B2
(en)
*
|
2001-02-15 |
2004-09-21 |
Sony Corporation |
Two-dimensional buffer pages
|
|
US7205993B2
(en)
*
|
2001-02-15 |
2007-04-17 |
Sony Corporation |
Checkerboard buffer using two-dimensional buffer pages and using memory bank alternation
|
|
US6803917B2
(en)
*
|
2001-02-15 |
2004-10-12 |
Sony Corporation |
Checkerboard buffer using memory bank alternation
|
|
US6831650B2
(en)
*
|
2001-02-15 |
2004-12-14 |
Sony Corporation |
Checkerboard buffer using sequential memory locations
|
|
US6801204B2
(en)
*
|
2001-02-15 |
2004-10-05 |
Sony Corporation, A Japanese Corporation |
Checkerboard buffer using memory blocks
|
|
US7088369B2
(en)
*
|
2001-02-15 |
2006-08-08 |
Sony Corporation |
Checkerboard buffer using two-dimensional buffer pages and using bit-field addressing
|
|
US6850241B2
(en)
*
|
2001-02-15 |
2005-02-01 |
Sony Corporation |
Swapped pixel pages
|
|
US6992674B2
(en)
*
|
2001-02-15 |
2006-01-31 |
Sony Corporation |
Checkerboard buffer using two-dimensional buffer pages and using state addressing
|
|
US20030058368A1
(en)
*
|
2001-09-24 |
2003-03-27 |
Mark Champion |
Image warping using pixel pages
|
|
US6965980B2
(en)
*
|
2002-02-14 |
2005-11-15 |
Sony Corporation |
Multi-sequence burst accessing for SDRAM
|
|
US7155575B2
(en)
*
|
2002-12-18 |
2006-12-26 |
Intel Corporation |
Adaptive prefetch for irregular access patterns
|
|
US7013378B2
(en)
*
|
2003-04-30 |
2006-03-14 |
Hewlett-Packard Development Company, L.P. |
Method and system for minimizing the length of a defect list for a storage device
|
|
JP4765260B2
(ja)
*
|
2004-03-31 |
2011-09-07 |
日本電気株式会社 |
データ処理装置およびその処理方法ならびにプログラムおよび携帯電話装置
|
|
KR100539261B1
(ko)
*
|
2004-05-04 |
2005-12-27 |
삼성전자주식회사 |
디지털 데이터의 부호화 장치와 ｄｖｄ로의 기록 장치 및그 방법
|
|
US7873776B2
(en)
*
|
2004-06-30 |
2011-01-18 |
Oracle America, Inc. |
Multiple-core processor with support for multiple virtual processors
|
|
US7685354B1
(en)
*
|
2004-06-30 |
2010-03-23 |
Sun Microsystems, Inc. |
Multiple-core processor with flexible mapping of processor cores to cache banks
|
|
FR2889349A1
(fr)
*
|
2005-07-26 |
2007-02-02 |
St Microelectronics Sa |
Procede et dispositif de securisation d'un circuit integre, notamment une carte a microprocesseur
|
|
KR100855467B1
(ko)
*
|
2006-09-27 |
2008-09-01 |
삼성전자주식회사 |
이종 셀 타입을 지원하는 비휘발성 메모리를 위한 맵핑장치 및 방법
|
|
US7694193B2
(en)
*
|
2007-03-13 |
2010-04-06 |
Hewlett-Packard Development Company, L.P. |
Systems and methods for implementing a stride value for accessing memory
|
|
US7472038B2
(en)
*
|
2007-04-16 |
2008-12-30 |
International Business Machines Corporation |
Method of predicting microprocessor lifetime reliability using architecture-level structure-aware techniques
|
|
US20100262751A1
(en)
*
|
2009-04-09 |
2010-10-14 |
Sun Microsystems, Inc. |
Memory Control Unit Mapping Physical Address to DRAM Address for a Non-Power-of-Two Number of Memory Ranks Using Lower Order Physical Address Bits
|
|
US9348751B2
(en)
*
|
2009-09-25 |
2016-05-24 |
Nvidia Corporation |
System and methods for distributing a power-of-two virtual memory page across a non-power-of two number of DRAM partitions
|
|
CN102035865B
(zh)
*
|
2009-09-30 |
2013-04-17 |
阿里巴巴集团控股有限公司 |
数据存储及数据寻址方法、系统和设备
|
|
WO2013187862A1
(en)
*
|
2012-06-11 |
2013-12-19 |
Intel Corporation |
A FAST MECHANISM FOR ACCESSING 2n±1 INTERLEAVED MEMORY SYSTEM
|
|
CN103914390B
(zh)
*
|
2013-01-06 |
2016-08-17 |
北京忆恒创源科技有限公司 |
存储设备
|
|
CN103399827B
(zh)
*
|
2013-07-25 |
2015-11-25 |
华为技术有限公司 |
存储装置、执行访问操作的系统和方法
|
|
US9495291B2
(en)
*
|
2013-09-27 |
2016-11-15 |
Qualcomm Incorporated |
Configurable spreading function for memory interleaving
|
|
US10268601B2
(en)
|
2016-06-17 |
2019-04-23 |
Massachusetts Institute Of Technology |
Timely randomized memory protection
|
|
US10310991B2
(en)
*
|
2016-08-11 |
2019-06-04 |
Massachusetts Institute Of Technology |
Timely address space randomization
|
|
KR102540964B1
(ko)
|
2018-02-12 |
2023-06-07 |
삼성전자주식회사 |
입출력 장치의 활용도 및 성능을 조절하는 메모리 컨트롤러, 애플리케이션 프로세서 및 메모리 컨트롤러의 동작
|
|
CN110350922A
(zh)
*
|
2019-07-18 |
2019-10-18 |
南京风兴科技有限公司 |
一种二进制编码的寻址方法及寻址器
|
|
KR102833051B1
(ko)
|
2020-04-20 |
2025-07-11 |
삼성전자주식회사 |
메모리 모듈 및 적층형 메모리 장치
|
|
CN114385089B
(zh)
*
|
2022-03-22 |
2022-08-05 |
北京清微智能信息技术有限公司 |
一种基于交叉编址的动态bank存储方法、装置及电子设备
|