JP2002530921A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2002530921A5 JP2002530921A5 JP2000583167A JP2000583167A JP2002530921A5 JP 2002530921 A5 JP2002530921 A5 JP 2002530921A5 JP 2000583167 A JP2000583167 A JP 2000583167A JP 2000583167 A JP2000583167 A JP 2000583167A JP 2002530921 A5 JP2002530921 A5 JP 2002530921A5
- Authority
- JP
- Japan
- Prior art keywords
- output signal
- circuit
- signal
- digital
- generating
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 description 2
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US09/191,075 | 1998-11-12 | ||
| US09/191,075 US6075476A (en) | 1998-11-12 | 1998-11-12 | Method and circuit for data dependent voltage bias level |
| PCT/US1999/026257 WO2000030261A1 (en) | 1998-11-12 | 1999-11-05 | Circuit for data dependent voltage bias level |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2002530921A JP2002530921A (ja) | 2002-09-17 |
| JP2002530921A5 true JP2002530921A5 (https=) | 2006-12-21 |
| JP4348015B2 JP4348015B2 (ja) | 2009-10-21 |
Family
ID=22704038
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2000583167A Expired - Fee Related JP4348015B2 (ja) | 1998-11-12 | 1999-11-05 | データ依存型電圧バイアス・レベルのための回路 |
Country Status (7)
| Country | Link |
|---|---|
| US (2) | US6075476A (https=) |
| JP (1) | JP4348015B2 (https=) |
| KR (1) | KR100569749B1 (https=) |
| CN (1) | CN1160865C (https=) |
| AU (1) | AU1471000A (https=) |
| DE (1) | DE19983726B4 (https=) |
| WO (1) | WO2000030261A1 (https=) |
Families Citing this family (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6075476A (en) * | 1998-11-12 | 2000-06-13 | Intel Corporation | Method and circuit for data dependent voltage bias level |
| JP2002107424A (ja) * | 2000-10-02 | 2002-04-10 | Hitachi Ltd | 半導体集積回路 |
| US6518893B1 (en) | 2001-08-24 | 2003-02-11 | Xilinx, Inc. | Method and apparatus for multilevel signal operation |
| KR101119107B1 (ko) * | 2005-12-08 | 2012-03-16 | 엘지전자 주식회사 | 이동통신용 단말 |
| US7233274B1 (en) * | 2005-12-20 | 2007-06-19 | Impinj, Inc. | Capacitive level shifting for analog signal processing |
| US7656226B2 (en) * | 2006-03-31 | 2010-02-02 | Intel Corporation | Switched capacitor equalizer with offset voltage cancelling |
| US7649388B2 (en) * | 2006-03-31 | 2010-01-19 | Intel Corporation | Analog voltage recovery circuit |
| US9207116B2 (en) | 2013-02-12 | 2015-12-08 | Gentex Corporation | Light sensor |
| US8717070B1 (en) * | 2013-03-12 | 2014-05-06 | Cypress Semiconductor Corporation | Multifunctional configurable analog circuit block, methods, and integrated circuit devices having the same |
| CN105247827B (zh) | 2013-06-27 | 2019-06-25 | 英特尔公司 | 低功率均衡器及其训练 |
| KR102349415B1 (ko) * | 2017-08-07 | 2022-01-11 | 삼성전자주식회사 | 펄스 진폭 변조 송신기 및 펄스 진폭 변조 수신기 |
| CN115278402B (zh) * | 2022-07-27 | 2023-09-01 | 南京慧尔视智能科技有限公司 | 一种信息采集设备及方法 |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5034746A (en) * | 1988-09-21 | 1991-07-23 | International Business Machines Corporation | Analog-to-digital converter for computer disk file servo position error signal |
| US5371552A (en) * | 1991-10-31 | 1994-12-06 | North American Philips Corporation | Clamping circuit with offset compensation for analog-to-digital converters |
| JP3353260B2 (ja) * | 1994-09-30 | 2002-12-03 | シャープ株式会社 | インターフェイス回路 |
| US6075476A (en) * | 1998-11-12 | 2000-06-13 | Intel Corporation | Method and circuit for data dependent voltage bias level |
-
1998
- 1998-11-12 US US09/191,075 patent/US6075476A/en not_active Expired - Lifetime
-
1999
- 1999-11-05 AU AU14710/00A patent/AU1471000A/en not_active Abandoned
- 1999-11-05 CN CNB998155896A patent/CN1160865C/zh not_active Expired - Fee Related
- 1999-11-05 JP JP2000583167A patent/JP4348015B2/ja not_active Expired - Fee Related
- 1999-11-05 KR KR1020017006012A patent/KR100569749B1/ko not_active Expired - Fee Related
- 1999-11-05 DE DE19983726T patent/DE19983726B4/de not_active Expired - Fee Related
- 1999-11-05 WO PCT/US1999/026257 patent/WO2000030261A1/en not_active Ceased
-
2000
- 2000-03-03 US US09/518,107 patent/US6342848B1/en not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2002530921A5 (https=) | ||
| WO2003032151A3 (en) | Method of styling a user interface and device with adaptive user interface | |
| AU2001254668A1 (en) | Functional element arrangement, functional element, auxiliary assembly element, assembled component and method for producing an assembled component | |
| EP1351554A3 (en) | Multi-channel cochlear implant with neural response telemetry | |
| WO2002019328A3 (en) | Audio converter device and method for using the same | |
| WO2003043199A3 (en) | Optically sampled delta-sigma modulator | |
| EP1039636A3 (en) | Multi-rate digital filter for audio sample-rate conversion | |
| WO2002005429A3 (en) | Digital phase detector circuit and method therefor | |
| EP1411639A3 (en) | A Sigma-Delta (SD) Analog-To-Digital Converter (ADC) structure incorporating a direct sampling mixer | |
| WO1999006845A3 (en) | Impedance control circuit | |
| JP2000036959A5 (https=) | ||
| EP1128534A3 (en) | High voltage generating circuit improved in parasitic capacitance of voltage-dividing resistance | |
| WO2004008298A3 (en) | Capacitive feedback circuit | |
| EP1376875A3 (en) | Digital signal conversion apparatus and method, and computer-readable recording medium in which a digital signal conversion program is recorded | |
| EP1418699A3 (en) | Frame generation for synchronisation | |
| WO2001048493A3 (en) | Low power scan flipflop | |
| AU2001263734A1 (en) | A digital data transforming method | |
| JP2001514393A5 (https=) | ||
| EP1244216A3 (en) | Oversampling clock recovery circuit applicable not only to high rate data but also to low rate data | |
| EP0845855A3 (en) | Voltage controlled oscillator | |
| WO2001056031A3 (en) | Full swing voltage input/full swing voltage output bi-directional repeaters for high resistance or high capacitance bi-directional signal lines and methods therefor | |
| EP1326331A3 (en) | Noise filter | |
| EP1184769A3 (en) | Voltage generator, output circuit for error detector, and current generator | |
| AU5801000A (en) | A digital circuit for converting a capacitance value, a resistance value and an inductance value to digital values | |
| JP2000339959A5 (https=) |