JP2002368590A5 - - Google Patents

Download PDF

Info

Publication number
JP2002368590A5
JP2002368590A5 JP2002071930A JP2002071930A JP2002368590A5 JP 2002368590 A5 JP2002368590 A5 JP 2002368590A5 JP 2002071930 A JP2002071930 A JP 2002071930A JP 2002071930 A JP2002071930 A JP 2002071930A JP 2002368590 A5 JP2002368590 A5 JP 2002368590A5
Authority
JP
Japan
Prior art keywords
control terminal
inverter
clock generator
overlapping clock
dead time
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2002071930A
Other languages
English (en)
Japanese (ja)
Other versions
JP2002368590A (ja
Filing date
Publication date
Priority claimed from US09/814,554 external-priority patent/US6459318B1/en
Application filed filed Critical
Publication of JP2002368590A publication Critical patent/JP2002368590A/ja
Publication of JP2002368590A5 publication Critical patent/JP2002368590A5/ja
Pending legal-status Critical Current

Links

JP2002071930A 2001-03-22 2002-03-15 プログラマブル遅延クロックゲート Pending JP2002368590A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/814,554 US6459318B1 (en) 2001-03-22 2001-03-22 Programmable delay clock gaters
US09/814554 2001-03-22

Publications (2)

Publication Number Publication Date
JP2002368590A JP2002368590A (ja) 2002-12-20
JP2002368590A5 true JP2002368590A5 (enExample) 2005-05-19

Family

ID=25215411

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002071930A Pending JP2002368590A (ja) 2001-03-22 2002-03-15 プログラマブル遅延クロックゲート

Country Status (2)

Country Link
US (1) US6459318B1 (enExample)
JP (1) JP2002368590A (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6809570B2 (en) * 2003-01-21 2004-10-26 Hewlett-Packard Development Company, L.P. Clock gater circuit
US20050050494A1 (en) * 2003-09-02 2005-03-03 Mcguffin Tyson R. Power estimation based on power characterizations of non-conventional circuits
CN100426172C (zh) * 2005-04-13 2008-10-15 通嘉科技股份有限公司 可调整失效时间的适应性失效时间控制器

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4692637A (en) * 1985-07-08 1987-09-08 At&T Bell Laboratories CMOS logic circuit with single clock pulse
JP2574839B2 (ja) * 1988-01-20 1997-01-22 株式会社日立製作所 クロック駆動回路
US5418179A (en) * 1988-05-31 1995-05-23 Yamaha Corporation Process of fabricating complementary inverter circuit having multi-level interconnection
USRE36469E (en) * 1988-09-30 1999-12-28 Micron Technology, Inc. Packaging for semiconductor logic devices
US5041738A (en) * 1989-12-04 1991-08-20 Advanced Micro Devices, Inc. CMOS clock generator having an adjustable overlap voltage
US5306962A (en) 1990-11-27 1994-04-26 Hewlett-Packard Company Qualified non-overlapping clock generator to provide control lines with non-overlapping clock timing
US5124572A (en) 1990-11-27 1992-06-23 Hewlett-Packard Co. VLSI clocking system using both overlapping and non-overlapping clocks
US5543736A (en) * 1993-12-10 1996-08-06 United Technologies Corporation Gate array architecture and layout for deep space applications
US5576654A (en) * 1995-05-16 1996-11-19 Harris Corporation BIMOS driver circuit and method
US5726596A (en) 1996-03-01 1998-03-10 Hewlett-Packard Company High-performance, low-skew clocking scheme for single-phase, high-frequency global VLSI processor
US5760610A (en) 1996-03-01 1998-06-02 Hewlett-Packard Company Qualified universal clock buffer circuit for generating high gain, low skew local clock signals
US5701335A (en) 1996-05-31 1997-12-23 Hewlett-Packard Co. Frequency independent scan chain
US5748019A (en) * 1997-05-15 1998-05-05 Vlsi Technology, Inc. Output buffer driver with load compensation

Similar Documents

Publication Publication Date Title
JPH10136149A5 (enExample)
CN210986071U (zh) 数字信号接口电路、芯片与电子设备
JP2007504752A5 (enExample)
WO2003028215A3 (en) Tunable oscillator
CN108476021A (zh) 可调节电源轨复用
CA2424017A1 (en) Method and apparatus for reducing switching losses in a switching circuit
US20080068060A1 (en) Low-Power, Programmable Multi-Stage Delay Cell
US7990200B2 (en) Pulse width modulation control system
JP2002368590A5 (enExample)
JP2004119883A5 (enExample)
JP2001185999A5 (enExample)
JP2004192202A (ja) クロック信号分配回路および半導体集積回路
US7656980B2 (en) Clock switching circuit
JPS5933521A (ja) 電源制御回路
JPH10233662A5 (enExample)
US6826243B1 (en) Circuit arrangement for the processing of binary signals
JP2884845B2 (ja) プリント基板における回路形成方法
JPH06350415A (ja) モジュールクロック信号発生回路とエレクトロニクスシステム
JPH0294812A (ja) スイッチ回路
CN219181241U (zh) 电源转换装置及电源转换系统
JP3779133B2 (ja) デジタル入力装置
WO2003044945A3 (de) Mehrphasiger komparator
JP2591871B2 (ja) Ｐｌｏ二重化切り換え回路
SU1436108A1 (ru) Стабилизированна система электропитани
JPH02117215A (ja) ２重化クロック切換回路