JP2002198499A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2002198499A5 JP2002198499A5 JP2000395933A JP2000395933A JP2002198499A5 JP 2002198499 A5 JP2002198499 A5 JP 2002198499A5 JP 2000395933 A JP2000395933 A JP 2000395933A JP 2000395933 A JP2000395933 A JP 2000395933A JP 2002198499 A5 JP2002198499 A5 JP 2002198499A5
- Authority
- JP
- Japan
- Prior art keywords
- bit line
- gate electrode
- gate
- write
- mis transistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2000395933A JP2002198499A (ja) | 2000-12-26 | 2000-12-26 | 半導体記憶装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2000395933A JP2002198499A (ja) | 2000-12-26 | 2000-12-26 | 半導体記憶装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2002198499A JP2002198499A (ja) | 2002-07-12 |
JP2002198499A5 true JP2002198499A5 (enrdf_load_stackoverflow) | 2005-07-14 |
Family
ID=18861309
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2000395933A Pending JP2002198499A (ja) | 2000-12-26 | 2000-12-26 | 半導体記憶装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2002198499A (enrdf_load_stackoverflow) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007042172A (ja) * | 2005-08-01 | 2007-02-15 | Sony Corp | 半導体メモリ装置 |
TWI688047B (zh) * | 2010-08-06 | 2020-03-11 | 半導體能源研究所股份有限公司 | 半導體裝置 |
US9343480B2 (en) | 2010-08-16 | 2016-05-17 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
JP5933897B2 (ja) | 2011-03-18 | 2016-06-15 | 株式会社半導体エネルギー研究所 | 半導体装置 |
US9312257B2 (en) | 2012-02-29 | 2016-04-12 | Semiconductor Energy Laboratory Co., Ltd. | Semiconductor device |
JP6100559B2 (ja) * | 2012-03-05 | 2017-03-22 | 株式会社半導体エネルギー研究所 | 半導体記憶装置 |
KR101881447B1 (ko) | 2012-03-22 | 2018-07-25 | 삼성전자주식회사 | 커패시터리스 메모리 소자 |
KR101944535B1 (ko) | 2012-03-28 | 2019-01-31 | 삼성전자주식회사 | 반도체 기억 소자 |
WO2013146039A1 (ja) * | 2012-03-30 | 2013-10-03 | シャープ株式会社 | 半導体記憶装置 |
CN115440265B (zh) * | 2021-06-01 | 2024-05-17 | 长鑫存储技术有限公司 | 存储器 |
WO2024194726A1 (ja) * | 2023-03-17 | 2024-09-26 | 株式会社半導体エネルギー研究所 | 半導体装置、及び、半導体装置の作製方法 |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3745392B2 (ja) * | 1994-05-26 | 2006-02-15 | 株式会社ルネサステクノロジ | 半導体装置 |
JPH11126491A (ja) * | 1997-08-20 | 1999-05-11 | Fujitsu Ltd | 半導体記憶装置 |
JP2000269358A (ja) * | 1999-03-17 | 2000-09-29 | Hitachi Ltd | 半導体装置およびその製造方法 |
-
2000
- 2000-12-26 JP JP2000395933A patent/JP2002198499A/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7561460B2 (en) | Resistive memory arrangement | |
US7397681B2 (en) | Nonvolatile memory devices having enhanced bit line and/or word line driving capability | |
KR100574242B1 (ko) | 계층형칼럼선택라인구조를갖는공간효율적반도체메모리 | |
US7038938B2 (en) | Phase change resistor cell and nonvolatile memory device using the same | |
US7486580B2 (en) | Wide databus architecture | |
US7471558B2 (en) | Semiconductor storage device | |
US8797778B2 (en) | Semiconductor memory device having open bit line structure | |
US8760950B2 (en) | Digit line equilibration using access devices at the edge of sub-arrays | |
CN1979683B (zh) | 非易失性半导体存储器 | |
WO2016155410A1 (zh) | 一种rram子阵列结构 | |
US5422839A (en) | Semiconductor memory device | |
EP1120791A1 (en) | Semiconductor device | |
JPH11238386A (ja) | 半導体記憶装置 | |
US9293190B2 (en) | Semiconductor storage device | |
JP2002198499A5 (enrdf_load_stackoverflow) | ||
JP5151370B2 (ja) | 半導体装置 | |
Nahas et al. | A 4Mb 0.18/spl mu/m 1T1MTJ Toggle MRAM memory | |
JP4478982B2 (ja) | 半導体記憶装置 | |
KR930003140A (ko) | 비트선의 한정된 전위진폭의 반도체 기억장치와 그의 동작방법 | |
US20090067274A1 (en) | Memory device having an evaluation circuit | |
US20140160833A1 (en) | Semiconductor memory device | |
KR100206917B1 (ko) | 메모리 셀의 양방향성 글로벌 비트라인 센싱회로 | |
KR100913969B1 (ko) | 메모리 장치의 이퀄라이즈 트랜지스터 레이아웃 | |
US7474557B2 (en) | MRAM array and access method thereof | |
KR20070098039A (ko) | 오픈 비트라인 구조를 갖는 반도체 메모리 장치 |