JP2002151842A - Method of manufacturing multilayer board - Google Patents

Method of manufacturing multilayer board

Info

Publication number
JP2002151842A
JP2002151842A JP2000348937A JP2000348937A JP2002151842A JP 2002151842 A JP2002151842 A JP 2002151842A JP 2000348937 A JP2000348937 A JP 2000348937A JP 2000348937 A JP2000348937 A JP 2000348937A JP 2002151842 A JP2002151842 A JP 2002151842A
Authority
JP
Japan
Prior art keywords
layer
prepreg
circuit boards
multilayer
board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2000348937A
Other languages
Japanese (ja)
Inventor
Shoichi Takamatsu
章一 高松
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Showa Denko Materials Co Ltd
Original Assignee
Hitachi Chemical Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Chemical Co Ltd filed Critical Hitachi Chemical Co Ltd
Priority to JP2000348937A priority Critical patent/JP2002151842A/en
Publication of JP2002151842A publication Critical patent/JP2002151842A/en
Pending legal-status Critical Current

Links

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

PROBLEM TO BE SOLVED: To provide a method of manufacturing a multilayer board, with which maintenance of quality is compatible with enhancement of multilayer stacking efficiency. SOLUTION: A plurality of multilayer boards are manufactured, by arranging a plurality of inner circuit boards on a plane, and multilayer stacking is performed using prepregs and metal foils or caplayer base material members, wherein the distance between adjoining inner circuit boards arranged on a plane is adjusted, depending on the characteristics of inner circuit boards and of prepregs.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は、多層板を製造する
際の多層化積層方法に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a multilayer laminating method for producing a multilayer board.

【0002】[0002]

【従来の技術】近年、電子機器の高性能化、薄型軽量化
等によって、プリント配線板は高密度化や多層化される
ようになり、その需要が拡大されると同時に、多層板に
対する高精度化、低価格化、安定供給化が強く求められ
るようになってきた。多層板は、内層回路を有する内層
板の上下にプリプレグと金属箔を配置して多層化積層成
形した後、最外層となった金属箔面に外層回路を形成し
て製造されている。多層板を得る際の多層化積層成形
は、予め統一された個別の製品サイズ毎にするのが一般
的てきであるが、効率、生産性の向上を目的として中型
または大型のプレス内に同一構成の製品を複数枚並べて
成形する方法もとられてきている。この複数枚並べて多
層化積層成形する方法においては、内層回路板の重なり
やスリッピングによるトラブルが発生しやすいとして、
特開平7−44340に開示されているように複数の内
層回路板を当接させて並べて、一枚板状の形態に固定し
た後にプリプレグと金属箔を設置した上で、押え足を複
数取り付けたズレ止めトップ鈑を用いた方法も考案され
ている。
2. Description of the Related Art In recent years, printed wiring boards have been increased in density and multilayered due to higher performance, thinner and lighter weight of electronic equipment, and the demand for the printed wiring boards has been increased. , Lower price, and stable supply have been strongly demanded. The multilayer board is manufactured by arranging a prepreg and a metal foil on the upper and lower sides of an inner board having an inner layer circuit, forming a multilayer laminate, and then forming an outer layer circuit on the outermost metal foil surface. In general, multi-layer lamination molding for obtaining a multi-layer board is usually performed for each unified individual product size.However, in order to improve efficiency and productivity, the same configuration is used in a medium or large press. A method has been developed in which a plurality of products are arranged and molded. In this method of arranging a plurality of multi-layered laminates, it is assumed that troubles due to overlapping and slipping of the inner circuit boards are likely to occur,
As disclosed in Japanese Patent Application Laid-Open No. 7-44340, a plurality of inner-layer circuit boards are arranged in contact with each other, fixed in a single-plate form, prepregs and metal foils are placed, and then a plurality of presser feet are attached. A method using a slip stopper top plate has also been devised.

【0003】[0003]

【発明が解決しようとする課題】しかしながら、これら
の方法では内層回路板同士が隙間なく配置されるため、
当接部分の板厚が他の正常な部分に比較して厚くなった
り、プリプレグの樹脂流動が各製品毎に不均一な状態と
なるため圧力分布に影響して内層回路板の変形が発生し
たり、また銅しわが発生する等の問題が発生する。更
に、内層板の長辺と短辺の長さの比(長辺/短辺)が
1.5以上となる製品や内層と外層(プリプレグ層)の
厚みや強度の関係が内層=外層や内層<外層の関係とな
る製品においては、内層板の変形が拡大されることを確
認した。
However, in these methods, the inner-layer circuit boards are arranged without gaps.
The thickness of the contacting part becomes thicker than other normal parts, and the resin flow of the prepreg becomes uneven for each product, which affects the pressure distribution and causes deformation of the inner circuit board. And problems such as copper wrinkles occur. Further, the relationship between the length and the strength of the inner layer and the outer layer (prepreg layer) in which the ratio of the length of the long side to the short side (long side / short side) of the inner layer plate is 1.5 or more is as follows: inner layer = outer layer or inner layer <In the product having the outer layer relationship, it was confirmed that the deformation of the inner layer plate was enlarged.

【0004】本発明は、品質の保持と多層化積層効率の
向上を両立させることのできる多層板の製造方法を提供
することを目的とする。
[0004] It is an object of the present invention to provide a method for manufacturing a multilayer board which can maintain both the quality and the efficiency of multilayer lamination.

【0005】[0005]

【課題を解決するための手段】本発明は、以下のことを
特徴とする。 (1)複数の内層回路板を並べて配置し、プリプレグ及
び金属箔または外層材を用いて多層化積層する多層板の
製造方法において、内層回路板とプリプレグの各特性に
応じて、並べ配置する内層回路板間の距離を調節する多
層板の製造方法。 (2)大型のプリプレグに複数の内層回路板を所定数並
べ配置し、内層回路板直下に配置されたプリプレグに内
層回路板を固定したプレ構成品を用いて多層化積層する
(1)に記載の多層板の製造方法。 (3)内層と外層(プリプレグ層)の厚み、強度が内層
=外層、内層<外層の関係の時に、内層回路板間の距離
を5〜30mmとする(1)または(2)に記載の多層
板の製造方法。 (4)使用するプリプレグのレジンフローを12%以下
にする(1)〜(3)のうちいずれかに記載の多層板の
製造方法。 (5)内層と外層(プリプレグ層)の厚み、強度が内層
>外層の関係の時、及びレジンフロー12%以下のプリ
プレグを使用する時に、内層回路板間の距離を0.5〜
30mmとする(1)〜(4)のうちいずれかに記載の
多層板の製造方法。
The present invention is characterized by the following. (1) In a method of manufacturing a multilayer board in which a plurality of inner circuit boards are arranged side by side and laminated and laminated using a prepreg and a metal foil or an outer layer material, an inner layer arranged and arranged according to each characteristic of the inner circuit board and the prepreg. A method of manufacturing a multilayer board for adjusting the distance between circuit boards. (2) The multi-layer lamination using a pre-component in which a predetermined number of inner circuit boards are arranged on a large prepreg and the inner circuit board is fixed to a prepreg arranged immediately below the inner circuit board is described in (1). Of manufacturing a multilayer board. (3) The multilayer according to (1) or (2), wherein when the thickness and strength of the inner layer and the outer layer (prepreg layer) are such that inner layer = outer layer and inner layer <outer layer, the distance between the inner circuit boards is 5 to 30 mm. Plate manufacturing method. (4) The method for producing a multilayer board according to any one of (1) to (3), wherein the resin flow of the prepreg used is 12% or less. (5) When the thickness and strength of the inner layer and the outer layer (prepreg layer) are in the relation of inner layer> outer layer, and when using a prepreg having a resin flow of 12% or less, the distance between the inner layer circuit boards should be 0.5 to 0.5%.
The method for producing a multilayer board according to any one of (1) to (4), wherein the thickness is 30 mm.

【0006】[0006]

【発明の実施の形態】本発明に用いるプリプレグは、従
来公知のものが適宜使用可能であり、具体的には、基材
として、ガラス織布、ガラス不織布等が使用可能であ
り、前記基材に含浸させる樹脂としては、エポキシ樹脂
系、ポリイミド樹脂系、トリアジン樹脂系、フェノール
樹脂系、不飽和ポリエステル樹脂系、メラミン樹脂系及
びこれら樹脂の変性系樹脂を用いることができる。更
に、前記樹脂を2種類以上併用したり、必要に応じて公
知の各種硬化剤、硬化促進剤を併用してもよい。また、
大型プレス等で内層回路板を並べて多層化積層成形する
際には、内層回路板1枚の大きさに合わせてもよいが、
並べる枚数と必要な基板の間隔を考慮したサイズにする
ことが好ましい。プリプレグのレジンフローは、一体型
の内層回路板で多層化積層成形する場合でも、複数の内
層回路板を並べた形態で多層化積層成形する場合におい
ても、12%以下であることが好ましく、レジンコンテ
ストや最低溶融粘度特性を調整してもよいが、調整しな
くても構わない。ここでのレジンフロー特性の評価は、
加熱温度140℃、圧力1MPaで10分の条件で積層
成形し、放冷した後、流出樹脂重量量を測定して積層成
形前の重量を基本に、樹脂流出比率を重量%で表す方法
を用いたが、これに限定するものではない。本発明に用
いる内層回路板としては、特に制約はないが、経済的及
び電気的信頼性から銅張積層板の銅をエッチングにより
回路加工したものを用いることができる。本発明に用い
る内層回路板とプリプレグの関係は、厚みや強度として
は内層板>プリプレグ層が好ましいが、それ以外でも構
わない。サイズとして内層板<プリプレグの関係が好ま
しいが、これに限定するものではない。本発明に用いる
多層化積層成形時の銅箔は、内層板、プリプレグよりも
大きく、成形型として使用する鏡板よりも大きいことが
好ましい。本発明における複数枚を並べ配置した内層回
路板間の距離は、内層基板とプリプレグの特性に応じて
調整することが好ましく、厚みや強度の関係が内層=プ
リプレグ層、内層>プリプレグ層の関係にある時には5
〜30mmが好ましい。厚みや強度の関係が内層>プリ
プレグ層である時や、レジンフローが12%以下のプリ
プレグを使用する時の基板間距離は、0.5〜30mm
でもよい。また、材料を組み合せする際、一葉のプリ
プレグ上に所定数の内層回路を必要な間隔を保持して配
置した後、プリプレグと内層回路板をテープや接着剤、
熱溶着等あらゆる固定手段の中から適宜選択して固定し
たプレ構成品を用いると、内層回路板のずれや重なりを
防止することができる。更に多層化積層成形条件は、温
度150〜220℃、圧力1〜6MPa程度の範囲で実
施されるが、圧力はより低い条件が内層回路の変形防止
には好ましく、加熱過程での圧力を調整してもよい。こ
うして、内層回路板間の距離を内層回路板とプリプレグ
の特性に応じて調整したり、レジンフローが12%以下
のプリプレグを使用し、内層とプリプレグの強度の関係
を調整することで、変形、厚みばらつき、銅しわの発生
を抑えた多層板を製造することができる。尚、レジンフ
ロー12%以下のプリプレグの変形、厚みばらつき、銅
しわ等に対する改善効果は、内層回路板を並べて多層化
積層する場合に限らず、一体型の内層回路板を使用する
場合においても有効である。以下本発明を、実施例を示
した図面を参照にしながら具体的に説明するが、本発明
はこれに限定されるものではない。
DESCRIPTION OF THE PREFERRED EMBODIMENTS As the prepreg used in the present invention, conventionally known prepregs can be appropriately used. Specifically, as a substrate, a glass woven fabric, a glass nonwoven fabric, or the like can be used. Examples of the resin to be impregnated with the resin include epoxy resin, polyimide resin, triazine resin, phenol resin, unsaturated polyester resin, melamine resin, and modified resins of these resins. Further, two or more kinds of the above resins may be used in combination, or if necessary, various known curing agents and curing accelerators may be used in combination. Also,
When arranging the inner circuit boards by a large press or the like and performing multilayer lamination molding, it may be adjusted to the size of one inner circuit board,
It is preferable that the size is set in consideration of the number of sheets to be arranged and a necessary interval between the substrates. The resin flow of the prepreg is preferably 12% or less both in the case of performing multilayer lamination molding with an integrated inner layer circuit board and in the case of performing multilayer lamination molding in a form in which a plurality of inner layer circuit boards are arranged. Contests and minimum melt viscosity properties may be adjusted, but need not be adjusted. The evaluation of the resin flow characteristics here
Laminate molding is performed at a heating temperature of 140 ° C. and a pressure of 1 MPa for 10 minutes. After cooling, the weight of the resin flowing out is measured, and the resin outflow ratio is expressed in weight% based on the weight before lamination molding. However, the present invention is not limited to this. Although there is no particular limitation on the inner circuit board used in the present invention, it is possible to use a circuit board obtained by etching copper of a copper-clad laminate from the viewpoint of economical and electrical reliability. Regarding the relationship between the inner layer circuit board and the prepreg used in the present invention, the inner layer board> the prepreg layer is preferable in terms of thickness and strength, but any other value may be used. As the size, the relationship of inner layer plate <prepreg is preferable, but not limited to this. The copper foil used in the multilayer lamination molding used in the present invention is preferably larger than the inner layer plate and the prepreg, and larger than the end plate used as the molding die. In the present invention, the distance between the inner circuit boards in which a plurality of sheets are arranged is preferably adjusted according to the characteristics of the inner substrate and the prepreg, and the relationship of the thickness and strength is defined as the relationship of inner layer = prepreg layer, inner layer> prepreg layer. Sometimes 5
~ 30 mm is preferred. When the relationship between the thickness and strength is inner layer> prepreg layer, or when using a prepreg having a resin flow of 12% or less, the distance between the substrates is 0.5 to 30 mm.
May be. Also, when assembling the materials, after arranging a predetermined number of inner layer circuits on a single prepreg while maintaining a necessary interval, the prepreg and the inner layer circuit board are taped or glued,
The use of a pre-component that is appropriately selected and fixed from various fixing means such as heat welding can prevent the inner circuit board from shifting or overlapping. Further, the multilayer lamination molding conditions are performed at a temperature of 150 to 220 ° C. and a pressure of about 1 to 6 MPa. The lower pressure is preferable to prevent deformation of the inner layer circuit, and the pressure in the heating process is adjusted. You may. Thus, by adjusting the distance between the inner circuit boards according to the characteristics of the inner circuit boards and the prepreg, or using a prepreg having a resin flow of 12% or less and adjusting the relationship between the strength of the inner layer and the prepreg, deformation, It is possible to manufacture a multilayer board in which thickness variations and copper wrinkles are suppressed. The effect of improving the deformation, thickness variation, copper wrinkles, and the like of the prepreg having a resin flow of 12% or less is not limited to the case where the inner circuit boards are arranged side by side and is laminated, and is also effective when an integrated inner circuit board is used. It is. Hereinafter, the present invention will be specifically described with reference to the drawings showing examples, but the present invention is not limited thereto.

【0007】[0007]

【実施例】実施例1 ガラス布基材エポキシ樹脂銅張積層板(FR−4、0.
1mm、35μm銅箔)にエッチドフォイル法で一般的
に用いる感光性フィルムをラミネートし、回路形成用の
ネガフィルムを使用して焼付作業(露光)した後、エッ
チング処理及び銅箔表面を酸化処理して内層回路板1を
得た。厚み0.20mmでレジンフローが15%のプリ
プレグ2の上に、内層回路板間の距離6を10mmで配
置し、内層回路板と下側になったプリプレグ2をテープ
5で固定した後、上側にもう1枚のプリプレグ2を配置
してプレ構成品3とする。このプレ構成品の上下に18
μmの銅箔4を配置した物を製品として減圧雰囲気下、
3MPa、170℃で90分間加熱加圧した後、30分
間冷却して4層板を得た。
EXAMPLES Example 1 Glass cloth-based epoxy resin copper-clad laminate (FR-4, 0.
After laminating a photosensitive film generally used by an etched foil method on a 1 mm, 35 μm copper foil) and printing (exposure) using a negative film for forming a circuit, etching treatment and oxidation treatment of the copper foil surface are performed. Thus, an inner layer circuit board 1 was obtained. On the prepreg 2 having a thickness of 0.20 mm and a resin flow of 15%, the distance 6 between the inner circuit boards is arranged at 10 mm, and the inner prepreg 2 and the lower prepreg 2 are fixed with the tape 5 and then the upper side. Another pre-preg 2 is arranged in the pre-composition 3. 18 above and below this pre-component
The product on which the copper foil 4 of μm is arranged is used as a product under reduced pressure atmosphere.
After heating and pressing at 3 MPa and 170 ° C. for 90 minutes, the mixture was cooled for 30 minutes to obtain a four-layer plate.

【0008】実施例2 レジンフローが10%のプリプレグ2を使用し、内層回
路板間の距離6を0.5mmとした以外は、全て実施例
と同一の方法で4層板を得た。
Example 2 A four-layer board was obtained in the same manner as in the example except that prepreg 2 having a resin flow of 10% was used and the distance 6 between the inner circuit boards was set to 0.5 mm.

【0009】比較例1 レジンフローが15%のプリプレグ2を使用し、内層回
路板間の距離6を0mmで配置し、内層回路板1を固定
せずにプレ構成品とした以外は、全て実施例と同一の方
法で4層板を得た。
Comparative Example 1 Except that a prepreg 2 having a resin flow of 15% was used, the distance 6 between the inner circuit boards was set to 0 mm, and the inner circuit board 1 was not fixed but was used as a pre-configured product. A four-layer plate was obtained in the same manner as in the example.

【0010】比較例2 レジンフローが15%のプリプレグ2を使用し、内層回
路板間の距離6を10mmで配置し、内層回路板を固定
せずにプレ構成品3とした以外は、全て実施例と同一の
方法で4層板を得た。
Comparative Example 2 Except that prepreg 2 having a resin flow of 15% was used, distance 6 between the inner circuit boards was set to 10 mm, and pre-component 3 was used without fixing the inner circuit board. A four-layer plate was obtained in the same manner as in the example.

【0011】実施例1、2及び比較例1、2により製造
した4層板の変形、板厚、銅しわ、基板のずれへの影響
について評価した。その結果を表1に示す。表1におい
て変形量は、穴明け加工用のガイドマーク間を基準とし
て製品の4隅に設置された他マークの座標を測定し、製
品の設計値(本来あるべき位置)と比較してずれ量を求
め、これの最大値を変形量として表した。板厚はマイク
ロメータで測定した後、ばらつき(σn−1)を計算し
て比較した。銅しわ及び基板のずれについては、目視で
確認した。
The effects of the four-layer plates produced in Examples 1 and 2 and Comparative Examples 1 and 2 on deformation, plate thickness, copper wrinkles, and substrate displacement were evaluated. Table 1 shows the results. In Table 1, the amount of deformation is calculated by measuring the coordinates of the other marks installed at the four corners of the product with reference to the distance between the guide marks for drilling and comparing with the design value of the product (the original position). Was calculated, and the maximum value was expressed as a deformation amount. After measuring the plate thickness with a micrometer, the dispersion (σn-1) was calculated and compared. The copper wrinkles and the displacement of the substrate were visually confirmed.

【0012】[0012]

【表1】 [Table 1]

【0013】[0013]

【発明の効果】本発明の製造方法によれば、変形、板厚
ばらつきが小さく、銅しわ等の発生を抑えた多層板を得
ることができる。特に複数の内層回路板を並べて多層化
積層する場合に効果が大きく、プリプレグのレジンフロ
ーを低く制御する方法は、一体型の内層板を使用する場
合においても大きな効果を得ることができる。よって品
質の保持、向上と効率的生産の両立した製造方法が実現
できる。
According to the manufacturing method of the present invention, it is possible to obtain a multi-layered board which is small in deformation and thickness variation and in which copper wrinkles and the like are suppressed. In particular, the effect is large when a plurality of inner circuit boards are arranged side by side and multilayered, and the method of controlling the resin flow of the prepreg to be low can obtain a great effect even when an integrated inner layer board is used. Therefore, it is possible to realize a manufacturing method in which quality maintenance and improvement and efficient production are compatible.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の一実施例の製品の構成を示す断面図で
ある。
FIG. 1 is a sectional view showing a configuration of a product according to an embodiment of the present invention.

【図2】本発明の一実施例の下側プリプレグ上の内層回
路板配置と固定方法を示す平面図である。
FIG. 2 is a plan view showing an inner circuit board arrangement and a fixing method on a lower prepreg according to an embodiment of the present invention.

【符号の説明】[Explanation of symbols]

1.内層回路板 2.プリプ
レグ 3.プレ構成品 4.銅箔 5.テープ(基板固定用) 6.内層回
路板間の距離
1. 1. inner layer circuit board Prepreg 3. Pre-components 4. Copper foil 5. 5. Tape (for fixing board) Distance between inner circuit boards

Claims (5)

【特許請求の範囲】[Claims] 【請求項1】複数の内層回路板を並べて配置し、プリプ
レグ及び金属箔または外層材を用いて多層化積層する多
層板の製造方法において、内層回路板とプリプレグの各
特性に応じて、並べ配置する内層回路板間の距離を調節
する多層板の製造方法。
1. A method for manufacturing a multilayer board in which a plurality of inner-layer circuit boards are arranged side by side and laminated by using a prepreg and a metal foil or an outer layer material, wherein the inner-layer circuit board and the prepreg are arranged and arranged according to respective characteristics. A method of manufacturing a multilayer board for adjusting the distance between inner circuit boards.
【請求項2】大型のプリプレグに複数の内層回路板を所
定数並べ配置し、内層回路板直下に配置されたプリプレ
グに内層回路板を固定したプレ構成品を用いて多層化積
層する請求項1に記載の多層板の製造方法。
2. A multi-layer laminate comprising a plurality of inner circuit boards arranged in a predetermined number on a large-sized prepreg, and a pre-component in which the inner circuit boards are fixed to a prepreg arranged immediately below the inner circuit board. 3. The method for producing a multilayer board according to item 1.
【請求項3】内層と外層(プリプレグ層)の厚み、強度
が内層=外層、内層<外層の関係の時に、内層回路板間
の距離を5〜30mmとする請求項1または2に記載の
多層板の製造方法。
3. The multilayer according to claim 1, wherein the distance between the inner circuit boards is 5 to 30 mm when the thickness and strength of the inner layer and the outer layer (prepreg layer) are such that inner layer = outer layer and inner layer <outer layer. Plate manufacturing method.
【請求項4】使用するプリプレグのレジンフローを12
%以下にする請求項1〜3のうちいずれかに記載の多層
板の製造方法。
4. The resin flow of the prepreg used is 12
% Or less.
【請求項5】内層と外層(プリプレグ層)の厚み、強度
が内層>外層の関係の時、及びレジンフロー12%以下
のプリプレグを使用する時に、内層回路板間の距離を
0.5〜30mmとする請求項1〜4のうちいずれかに
記載の多層板の製造方法。
5. When the thickness and strength of the inner layer and the outer layer (prepreg layer) are in the relation of inner layer> outer layer, and when using a prepreg having a resin flow of 12% or less, the distance between the inner circuit boards is 0.5 to 30 mm. The method for producing a multilayer board according to any one of claims 1 to 4.
JP2000348937A 2000-11-16 2000-11-16 Method of manufacturing multilayer board Pending JP2002151842A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2000348937A JP2002151842A (en) 2000-11-16 2000-11-16 Method of manufacturing multilayer board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2000348937A JP2002151842A (en) 2000-11-16 2000-11-16 Method of manufacturing multilayer board

Publications (1)

Publication Number Publication Date
JP2002151842A true JP2002151842A (en) 2002-05-24

Family

ID=18822424

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000348937A Pending JP2002151842A (en) 2000-11-16 2000-11-16 Method of manufacturing multilayer board

Country Status (1)

Country Link
JP (1) JP2002151842A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006080449A (en) * 2004-09-13 2006-03-23 Hitachi Chem Co Ltd Multi-layer printed wiring board and method for manufacturing the same

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56144958A (en) * 1980-04-15 1981-11-11 Matsushita Electric Works Ltd Manufacture of multilayer printed wiring board
JPS63141710A (en) * 1986-12-03 1988-06-14 Toshiba Chem Corp Manufacture of multilayer interconnection board
JPH02303192A (en) * 1989-05-18 1990-12-17 Matsushita Electric Works Ltd Manufacture of multilayer printed wiring board
JPH05327214A (en) * 1992-05-25 1993-12-10 Matsushita Electric Works Ltd Manufacture of multilayer metal-clad laminate
JPH07326863A (en) * 1994-05-31 1995-12-12 Risho Kogyo Co Ltd Manufacture of multilayered copper clad laminate
JPH11228786A (en) * 1998-02-17 1999-08-24 Hitachi Chem Co Ltd Flame-retadant resin composition for copper-clad laminate board and preparation of copper-clad laminate board by using the same
JP2000269639A (en) * 1999-03-17 2000-09-29 Hitachi Chem Co Ltd Manufacturing multilayer printed wiring board

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS56144958A (en) * 1980-04-15 1981-11-11 Matsushita Electric Works Ltd Manufacture of multilayer printed wiring board
JPS63141710A (en) * 1986-12-03 1988-06-14 Toshiba Chem Corp Manufacture of multilayer interconnection board
JPH02303192A (en) * 1989-05-18 1990-12-17 Matsushita Electric Works Ltd Manufacture of multilayer printed wiring board
JPH05327214A (en) * 1992-05-25 1993-12-10 Matsushita Electric Works Ltd Manufacture of multilayer metal-clad laminate
JPH07326863A (en) * 1994-05-31 1995-12-12 Risho Kogyo Co Ltd Manufacture of multilayered copper clad laminate
JPH11228786A (en) * 1998-02-17 1999-08-24 Hitachi Chem Co Ltd Flame-retadant resin composition for copper-clad laminate board and preparation of copper-clad laminate board by using the same
JP2000269639A (en) * 1999-03-17 2000-09-29 Hitachi Chem Co Ltd Manufacturing multilayer printed wiring board

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006080449A (en) * 2004-09-13 2006-03-23 Hitachi Chem Co Ltd Multi-layer printed wiring board and method for manufacturing the same
JP4609008B2 (en) * 2004-09-13 2011-01-12 日立化成工業株式会社 Multilayer printed wiring board manufacturing method and multilayer printed wiring board

Similar Documents

Publication Publication Date Title
KR100755795B1 (en) Method of manufacturing multi-layer circuit board
JP2018001764A (en) Metal-clad laminate and method for manufacturing the same, method for manufacturing printed wiring board, and method for manufacturing multilayer printed circuit board
JPH09289128A (en) Manufacture of multilayer board for printed coil
JPWO2004054337A1 (en) Method for manufacturing printed wiring board
JP5887561B2 (en) Method for producing metal-clad laminate
JP3882739B2 (en) Manufacturing method of metal foil clad laminate with inner layer circuit
JP2002151842A (en) Method of manufacturing multilayer board
JP2001177244A (en) Method of manufacturing multilayered board
KR20130079118A (en) Method for manufacturing multi-layer circuit board and multi-layer circuit board manufactured by the same method
JP4462057B2 (en) Inner layer circuit member, multilayer wiring circuit board using the same, and manufacturing method thereof
JP3605917B2 (en) Manufacturing method of laminated board with inner layer circuit
JP3952862B2 (en) Manufacturing method of metal foil clad laminate with inner layer circuit
JP2001085838A (en) Method for manufacturing multilayer laminated plate
JPH05327214A (en) Manufacture of multilayer metal-clad laminate
JP2001185849A (en) Producing method for multilayer printed wiring board
JP3428480B2 (en) Manufacturing method of multi-layer metal foil-clad laminate with inner layer circuit
JP3058045B2 (en) Manufacturing method of multilayer printed wiring board
JP4715017B2 (en) Multilayer laminate manufacturing method
JP2000216543A (en) Manufacture of multilayered printed wiring board
JPH05259641A (en) Multilayer printed wiring board
JPH0466180B2 (en)
JP2019197934A (en) Method of manufacturing circuit board
JPH01264813A (en) Manufacture of laminate
JP2008037881A (en) Prepreg, metallic foil-clad laminated plate using prepreg and multi-layer printed wiring board
JPH05147058A (en) Production of multilayered copper clad laminated sheet

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20071019

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100422

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20100422

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20101118