JP2002063226A - 回路基板の検証方法、設計方法、それらの装置および記録媒体 - Google Patents

回路基板の検証方法、設計方法、それらの装置および記録媒体

Info

Publication number
JP2002063226A
JP2002063226A JP2000247658A JP2000247658A JP2002063226A JP 2002063226 A JP2002063226 A JP 2002063226A JP 2000247658 A JP2000247658 A JP 2000247658A JP 2000247658 A JP2000247658 A JP 2000247658A JP 2002063226 A JP2002063226 A JP 2002063226A
Authority
JP
Japan
Prior art keywords
signal line
circuit board
data
pattern
electric energy
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2000247658A
Other languages
English (en)
Japanese (ja)
Other versions
JP2002063226A5 (enrdf_load_stackoverflow
Inventor
Kenji Araki
健次 荒木
Ayao Yokoyama
礼夫 横山
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Priority to JP2000247658A priority Critical patent/JP2002063226A/ja
Publication of JP2002063226A publication Critical patent/JP2002063226A/ja
Publication of JP2002063226A5 publication Critical patent/JP2002063226A5/ja
Pending legal-status Critical Current

Links

JP2000247658A 2000-08-17 2000-08-17 回路基板の検証方法、設計方法、それらの装置および記録媒体 Pending JP2002063226A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2000247658A JP2002063226A (ja) 2000-08-17 2000-08-17 回路基板の検証方法、設計方法、それらの装置および記録媒体

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2000247658A JP2002063226A (ja) 2000-08-17 2000-08-17 回路基板の検証方法、設計方法、それらの装置および記録媒体

Publications (2)

Publication Number Publication Date
JP2002063226A true JP2002063226A (ja) 2002-02-28
JP2002063226A5 JP2002063226A5 (enrdf_load_stackoverflow) 2007-03-22

Family

ID=18737705

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000247658A Pending JP2002063226A (ja) 2000-08-17 2000-08-17 回路基板の検証方法、設計方法、それらの装置および記録媒体

Country Status (1)

Country Link
JP (1) JP2002063226A (enrdf_load_stackoverflow)

Similar Documents

Publication Publication Date Title
US6285957B1 (en) Apparatus and method for calculating the strength of an electromagnetic field radiated from an electric device
CN112362971A (zh) 电源模块等效电阻测试方法、装置、设备及存储介质
US6829749B2 (en) Design support apparatus for circuit including directional coupler, design support tool, method of designing circuit, and circuit board
US6799306B2 (en) System for checking wiring configuration of printed circuit board
US20010044709A1 (en) Noise countermeasure determination method and apparatus and storage medium
JP2002016337A (ja) プリント基板の配線構造チェックシステム
JP3975841B2 (ja) 回路基板の検証方法および検証装置
JP2002063226A (ja) 回路基板の検証方法、設計方法、それらの装置および記録媒体
JP2002063225A (ja) 電子回路の検証方法、設計方法、それらの装置および記録媒体
JP2003323466A (ja) 設計支援装置
US7219318B2 (en) System and method for verifying a layout of circuit traces on a motherboard
US7395519B2 (en) Electronic-circuit analysis program, method, and apparatus for waveform analysis
JP2002049654A (ja) 回路基板の検証方法、設計方法、それらの装置および記録媒体
JP4283647B2 (ja) レイアウトチェックシステム
US20050268259A1 (en) System and method for verifying trace widths of a PCB layout
US7065480B2 (en) Noise countermeasure determination method and apparatus and storage medium
JP2002064279A (ja) 多層回路基板の検証方法、設計方法、それらの装置および記録媒体
JP3885830B2 (ja) プリント基板の設計支援装置、設計支援方法および設計支援装置で使用されるプログラムを記録した記録媒体
JP2008305074A (ja) 電子機器設計支援装置及びプログラム
US6640332B2 (en) Wiring pattern decision method considering electrical length and multi-layer wiring board
US20020019713A1 (en) Electromagnetic wave analyzing apparatus and computer readable storage medium
US6566974B2 (en) Connection structure for noise reduction impedance element, noise reduction impedance element positioning method, and recording medium having noise reduction impedance element positioning program recorded therein
JP2007328465A (ja) プリント基板の配線構造チェックシステム及び配線構造チェック方法
JP2002032428A (ja) プリント基板の配線構造チェックシステム
US20230359787A1 (en) Information processing apparatus, information processing method, and recording medium

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070205

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070205

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20090203

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090210

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20090616