JP2001209534A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2001209534A5 JP2001209534A5 JP2001002039A JP2001002039A JP2001209534A5 JP 2001209534 A5 JP2001209534 A5 JP 2001209534A5 JP 2001002039 A JP2001002039 A JP 2001002039A JP 2001002039 A JP2001002039 A JP 2001002039A JP 2001209534 A5 JP2001209534 A5 JP 2001209534A5
- Authority
- JP
- Japan
- Prior art keywords
- stage
- predicate
- value
- register
- instruction
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004590 computer program Methods 0.000 claims 4
- 238000000034 method Methods 0.000 claims 2
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US09/490395 | 2000-01-24 | ||
| US09/490,395 US6622238B1 (en) | 2000-01-24 | 2000-01-24 | System and method for providing predicate data |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2001209534A JP2001209534A (ja) | 2001-08-03 |
| JP2001209534A5 true JP2001209534A5 (enExample) | 2005-06-02 |
| JP3756410B2 JP3756410B2 (ja) | 2006-03-15 |
Family
ID=23947860
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2001002039A Expired - Fee Related JP3756410B2 (ja) | 2000-01-24 | 2001-01-10 | 述語データを提供するシステム |
Country Status (2)
| Country | Link |
|---|---|
| US (2) | US6622238B1 (enExample) |
| JP (1) | JP3756410B2 (enExample) |
Families Citing this family (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6622238B1 (en) * | 2000-01-24 | 2003-09-16 | Hewlett-Packard Development Company, L.P. | System and method for providing predicate data |
| US6799262B1 (en) | 2000-09-28 | 2004-09-28 | International Business Machines Corporation | Apparatus and method for creating instruction groups for explicity parallel architectures |
| US6912647B1 (en) | 2000-09-28 | 2005-06-28 | International Business Machines Corportion | Apparatus and method for creating instruction bundles in an explicitly parallel architecture |
| US6883165B1 (en) | 2000-09-28 | 2005-04-19 | International Business Machines Corporation | Apparatus and method for avoiding deadlocks in a multithreaded environment |
| US6886094B1 (en) * | 2000-09-28 | 2005-04-26 | International Business Machines Corporation | Apparatus and method for detecting and handling exceptions |
| US7861071B2 (en) * | 2001-06-11 | 2010-12-28 | Broadcom Corporation | Conditional branch instruction capable of testing a plurality of indicators in a predicate register |
| US7143270B1 (en) | 2004-01-30 | 2006-11-28 | Hewlett-Packard Development Company, L.P. | System and method for adding an instruction to an instruction set architecture |
| US20060200654A1 (en) * | 2005-03-04 | 2006-09-07 | Dieffenderfer James N | Stop waiting for source operand when conditional instruction will not execute |
| US9600280B2 (en) * | 2013-09-24 | 2017-03-21 | Apple Inc. | Hazard check instructions for enhanced predicate vector operations |
| US9928069B2 (en) | 2013-12-20 | 2018-03-27 | Apple Inc. | Predicated vector hazard check instruction |
| US10133300B2 (en) | 2014-01-08 | 2018-11-20 | Microsoft Technology Licensing, Llc | Control of predication across clock domains |
| TWI586107B (zh) * | 2016-05-09 | 2017-06-01 | 國立中正大學 | Timing Error Detection and Correction Device and Its Normal Timing Design Method |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5860017A (en) | 1996-06-28 | 1999-01-12 | Intel Corporation | Processor and method for speculatively executing instructions from multiple instruction streams indicated by a branch instruction |
| US5859999A (en) | 1996-10-03 | 1999-01-12 | Idea Corporation | System for restoring predicate registers via a mask having at least a single bit corresponding to a plurality of registers |
| US6353883B1 (en) * | 1998-08-04 | 2002-03-05 | Intel Corporation | Method and apparatus for performing predicate prediction |
| US6442678B1 (en) * | 1998-12-31 | 2002-08-27 | Intel Corporation | Method and apparatus for providing data to a processor pipeline |
| US6622238B1 (en) * | 2000-01-24 | 2003-09-16 | Hewlett-Packard Development Company, L.P. | System and method for providing predicate data |
-
2000
- 2000-01-24 US US09/490,395 patent/US6622238B1/en not_active Expired - Lifetime
-
2001
- 2001-01-10 JP JP2001002039A patent/JP3756410B2/ja not_active Expired - Fee Related
-
2003
- 2003-08-27 US US10/648,960 patent/US7213132B2/en not_active Expired - Lifetime
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4921665B2 (ja) | プレディケーションを用いたマスクに基づくパックされたデータからのデータ要素の選択的書き込み | |
| JP5680709B2 (ja) | マイクロプロセッサ内の複数のレジスタ部を組み合わせる方法およびシステム | |
| JP2003510682A5 (enExample) | ||
| JP2001209534A5 (enExample) | ||
| US20070180323A1 (en) | Interactive debug system for multiprocessor array | |
| JPH11272464A (ja) | 投機的境界不整列ロ―ド操作方法及び装置 | |
| KR20200083479A (ko) | 저장 융합 시스템 및 방법 | |
| JP2006508414A5 (enExample) | ||
| JP2004516548A5 (enExample) | ||
| JP3756409B2 (ja) | データハザード検出システム | |
| US6622238B1 (en) | System and method for providing predicate data | |
| US6516410B1 (en) | Method and apparatus for manipulation of MMX registers for use during computer boot-up procedures | |
| JP2001216160A5 (enExample) | ||
| JP2001216159A5 (enExample) | ||
| US6832334B2 (en) | Computer register watch | |
| JP2001117772A5 (enExample) | ||
| JP2798121B2 (ja) | データ処理装置 | |
| US5889975A (en) | Method and apparatus permitting the use of a pipe stage having an unknown depth with a single microprocessor core | |
| US6715061B1 (en) | Multimedia-instruction acceleration device for increasing efficiency and method for the same | |
| JP2002163126A (ja) | デバッグ用cpuに内蔵のイベント検出回路、イベント検出方法および外部周辺回路 | |
| JPH0326862B2 (enExample) | ||
| JPH01243167A (ja) | データ処理装置 | |
| JPH04220722A (ja) | パイプライン処理装置 | |
| JPH11259296A (ja) | シリアル化命令を直接実行するための方法および装置 | |
| JP3442175B2 (ja) | 中央演算処理装置 |