JP3756410B2 - 述語データを提供するシステム - Google Patents
述語データを提供するシステム Download PDFInfo
- Publication number
- JP3756410B2 JP3756410B2 JP2001002039A JP2001002039A JP3756410B2 JP 3756410 B2 JP3756410 B2 JP 3756410B2 JP 2001002039 A JP2001002039 A JP 2001002039A JP 2001002039 A JP2001002039 A JP 2001002039A JP 3756410 B2 JP3756410 B2 JP 3756410B2
- Authority
- JP
- Japan
- Prior art keywords
- predicate
- stage
- instruction
- value
- register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30072—Arrangements for executing specific machine instructions to perform conditional operations, e.g. using predicates or guards
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Advance Control (AREA)
- Executing Machine-Instructions (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US09/490395 | 2000-01-24 | ||
| US09/490,395 US6622238B1 (en) | 2000-01-24 | 2000-01-24 | System and method for providing predicate data |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2001209534A JP2001209534A (ja) | 2001-08-03 |
| JP2001209534A5 JP2001209534A5 (enExample) | 2005-06-02 |
| JP3756410B2 true JP3756410B2 (ja) | 2006-03-15 |
Family
ID=23947860
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2001002039A Expired - Fee Related JP3756410B2 (ja) | 2000-01-24 | 2001-01-10 | 述語データを提供するシステム |
Country Status (2)
| Country | Link |
|---|---|
| US (2) | US6622238B1 (enExample) |
| JP (1) | JP3756410B2 (enExample) |
Families Citing this family (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6622238B1 (en) * | 2000-01-24 | 2003-09-16 | Hewlett-Packard Development Company, L.P. | System and method for providing predicate data |
| US6799262B1 (en) | 2000-09-28 | 2004-09-28 | International Business Machines Corporation | Apparatus and method for creating instruction groups for explicity parallel architectures |
| US6912647B1 (en) | 2000-09-28 | 2005-06-28 | International Business Machines Corportion | Apparatus and method for creating instruction bundles in an explicitly parallel architecture |
| US6883165B1 (en) | 2000-09-28 | 2005-04-19 | International Business Machines Corporation | Apparatus and method for avoiding deadlocks in a multithreaded environment |
| US6886094B1 (en) * | 2000-09-28 | 2005-04-26 | International Business Machines Corporation | Apparatus and method for detecting and handling exceptions |
| US7861071B2 (en) * | 2001-06-11 | 2010-12-28 | Broadcom Corporation | Conditional branch instruction capable of testing a plurality of indicators in a predicate register |
| US7143270B1 (en) | 2004-01-30 | 2006-11-28 | Hewlett-Packard Development Company, L.P. | System and method for adding an instruction to an instruction set architecture |
| US20060200654A1 (en) * | 2005-03-04 | 2006-09-07 | Dieffenderfer James N | Stop waiting for source operand when conditional instruction will not execute |
| US9600280B2 (en) * | 2013-09-24 | 2017-03-21 | Apple Inc. | Hazard check instructions for enhanced predicate vector operations |
| US9928069B2 (en) | 2013-12-20 | 2018-03-27 | Apple Inc. | Predicated vector hazard check instruction |
| US10133300B2 (en) | 2014-01-08 | 2018-11-20 | Microsoft Technology Licensing, Llc | Control of predication across clock domains |
| TWI586107B (zh) * | 2016-05-09 | 2017-06-01 | 國立中正大學 | Timing Error Detection and Correction Device and Its Normal Timing Design Method |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5860017A (en) | 1996-06-28 | 1999-01-12 | Intel Corporation | Processor and method for speculatively executing instructions from multiple instruction streams indicated by a branch instruction |
| US5859999A (en) | 1996-10-03 | 1999-01-12 | Idea Corporation | System for restoring predicate registers via a mask having at least a single bit corresponding to a plurality of registers |
| US6353883B1 (en) * | 1998-08-04 | 2002-03-05 | Intel Corporation | Method and apparatus for performing predicate prediction |
| US6442678B1 (en) * | 1998-12-31 | 2002-08-27 | Intel Corporation | Method and apparatus for providing data to a processor pipeline |
| US6622238B1 (en) * | 2000-01-24 | 2003-09-16 | Hewlett-Packard Development Company, L.P. | System and method for providing predicate data |
-
2000
- 2000-01-24 US US09/490,395 patent/US6622238B1/en not_active Expired - Lifetime
-
2001
- 2001-01-10 JP JP2001002039A patent/JP3756410B2/ja not_active Expired - Fee Related
-
2003
- 2003-08-27 US US10/648,960 patent/US7213132B2/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| US20040123082A1 (en) | 2004-06-24 |
| US6622238B1 (en) | 2003-09-16 |
| US7213132B2 (en) | 2007-05-01 |
| JP2001209534A (ja) | 2001-08-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6115808A (en) | Method and apparatus for performing predicate hazard detection | |
| JP3659877B2 (ja) | ライトアフターライトデータハザードにより生じるエラーを効率的に防止するためのスーパースケーラ処理システム及び方法 | |
| KR960001274B1 (ko) | 트랩 및 스톨 제어기능을 갖는 병렬처리형 프로세서 시스템 | |
| JP2006012163A (ja) | マルチレベル・レジスタ・ファイルを有するディジタル・データ処理装置 | |
| US6223278B1 (en) | Method and apparatus for floating point (FP) status word handling in an out-of-order (000) Processor Pipeline | |
| JP3756410B2 (ja) | 述語データを提供するシステム | |
| JP3773769B2 (ja) | 命令のインオーダ処理を効率的に実行するスーパースケーラ処理システム及び方法 | |
| US6539471B2 (en) | Method and apparatus for pre-processing instructions for a processor | |
| JP3756409B2 (ja) | データハザード検出システム | |
| JP3808314B2 (ja) | 長レイテンシ命令に対する命令属性およびステータス情報を示す処理システムおよび方法 | |
| US6711670B1 (en) | System and method for detecting data hazards within an instruction group of a compiled computer program | |
| JPH1185513A (ja) | プロセッサ | |
| CN101194228B (zh) | 执行微处理器和微控制器的子例行程序的快速返回的装置 | |
| JP4465081B2 (ja) | Vliwプロセッサにおける効率的なサブ命令エミュレーション | |
| US8051275B2 (en) | Result path sharing between a plurality of execution units within a processor | |
| US20070260857A1 (en) | Electronic Circuit | |
| JP2001209538A (ja) | データハザードを検出するシステム | |
| US6769057B2 (en) | System and method for determining operand access to data | |
| EP1050805B1 (en) | Transfer of guard values in a computer system | |
| US6032249A (en) | Method and system for executing a serializing instruction while bypassing a floating point unit pipeline | |
| US11036510B2 (en) | Processing merging predicated instruction with timing permitting previous value of destination register to be unavailable when the merging predicated instruction is at a given pipeline stage at which a processing result is determined | |
| JP2824484B2 (ja) | パイプライン処理計算機 | |
| US9135006B1 (en) | Early execution of conditional branch instruction with pc operand at which point target is fetched | |
| US20040153631A1 (en) | Method to handle instructions that use non-windowed registers in a windowed microprocessor capable of out-of-order execution | |
| WO2000065452A1 (en) | Pipelined access to single ported cache |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20040810 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20040810 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20051209 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20051220 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20051221 |
|
| R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| LAPS | Cancellation because of no payment of annual fees |