JP2001216159A5 - - Google Patents

Download PDF

Info

Publication number
JP2001216159A5
JP2001216159A5 JP2001019488A JP2001019488A JP2001216159A5 JP 2001216159 A5 JP2001216159 A5 JP 2001216159A5 JP 2001019488 A JP2001019488 A JP 2001019488A JP 2001019488 A JP2001019488 A JP 2001019488A JP 2001216159 A5 JP2001216159 A5 JP 2001216159A5
Authority
JP
Japan
Prior art keywords
register
identifier
register identifier
bits
identifiers
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2001019488A
Other languages
English (en)
Japanese (ja)
Other versions
JP3704046B2 (ja
JP2001216159A (ja
Filing date
Publication date
Priority claimed from US09/493,504 external-priority patent/US6490674B1/en
Application filed filed Critical
Publication of JP2001216159A publication Critical patent/JP2001216159A/ja
Publication of JP2001216159A5 publication Critical patent/JP2001216159A5/ja
Application granted granted Critical
Publication of JP3704046B2 publication Critical patent/JP3704046B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP2001019488A 2000-01-28 2001-01-29 データハザードを検出するために用いられるデータを融合するためのシステム及び方法 Expired - Fee Related JP3704046B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/493504 2000-01-28
US09/493,504 US6490674B1 (en) 2000-01-28 2000-01-28 System and method for coalescing data utilized to detect data hazards

Publications (3)

Publication Number Publication Date
JP2001216159A JP2001216159A (ja) 2001-08-10
JP2001216159A5 true JP2001216159A5 (enExample) 2005-03-17
JP3704046B2 JP3704046B2 (ja) 2005-10-05

Family

ID=23960492

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001019488A Expired - Fee Related JP3704046B2 (ja) 2000-01-28 2001-01-29 データハザードを検出するために用いられるデータを融合するためのシステム及び方法

Country Status (2)

Country Link
US (2) US6490674B1 (enExample)
JP (1) JP3704046B2 (enExample)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7730282B2 (en) * 2004-08-11 2010-06-01 International Business Machines Corporation Method and apparatus for avoiding data dependency hazards in a microprocessor pipeline architecture using a multi-bit age vector
US20060200654A1 (en) * 2005-03-04 2006-09-07 Dieffenderfer James N Stop waiting for source operand when conditional instruction will not execute
JP4368320B2 (ja) * 2005-03-16 2009-11-18 富士通株式会社 情報処理システム，パイプライン処理装置，ビジー判定プログラム及び同プログラムを記録したコンピュータ読取可能な記録媒体
WO2007069000A1 (en) * 2005-12-16 2007-06-21 Freescale Semiconductor, Inc. Device and method for processing instructions
GB2447907B (en) * 2007-03-26 2009-02-18 Imagination Tech Ltd Processing long-latency instructions in a pipelined processor
US20090055636A1 (en) * 2007-08-22 2009-02-26 Heisig Stephen J Method for generating and applying a model to predict hardware performance hazards in a machine instruction sequence
US8117578B2 (en) * 2007-12-28 2012-02-14 Nec Corporation Static hazard detection device, static hazard detection method, and recording medium
US9195466B2 (en) * 2012-05-16 2015-11-24 Qualcomm Incorporated Fusing conditional write instructions having opposite conditions in instruction processing circuits, and related processor systems, methods, and computer-readable media
US9697580B2 (en) * 2014-11-10 2017-07-04 Qualcomm Incorporated Dynamic pipeline for graphics processing
US10810064B2 (en) * 2018-04-27 2020-10-20 Nasdaq Technology Ab Publish-subscribe framework for application execution
EP3812892B1 (en) 2019-10-21 2022-12-07 ARM Limited Apparatus and method for handling memory load requests
GB2594732B (en) * 2020-05-06 2022-06-01 Advanced Risc Mach Ltd Adaptive load coalescing

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US860017A (en) 1907-02-08 1907-07-16 John Antonio Cuneo Check-valve.
US5155817A (en) * 1988-04-01 1992-10-13 Kabushiki Kaisha Toshiba Microprocessor
US5006980A (en) * 1988-07-20 1991-04-09 Digital Equipment Corporation Pipelined digital CPU with deadlock resolution
JP2695956B2 (ja) * 1990-02-28 1998-01-14 株式会社東芝 多重通信システム
US5933651A (en) * 1995-09-29 1999-08-03 Matsushita Electric Works, Ltd. Programmable controller
US5778248A (en) * 1996-06-17 1998-07-07 Sun Microsystems, Inc. Fast microprocessor stage bypass logic enable
US5860017A (en) 1996-06-28 1999-01-12 Intel Corporation Processor and method for speculatively executing instructions from multiple instruction streams indicated by a branch instruction
US5859999A (en) 1996-10-03 1999-01-12 Idea Corporation System for restoring predicate registers via a mask having at least a single bit corresponding to a plurality of registers
US6195724B1 (en) * 1998-11-16 2001-02-27 Infineon Technologies Ag Methods and apparatus for prioritization of access to external devices
US6374323B1 (en) * 1998-11-16 2002-04-16 Infineon Technologies Ag Computer memory conflict avoidance using page registers
US6401195B1 (en) * 1998-12-30 2002-06-04 Intel Corporation Method and apparatus for replacing data in an operand latch of a pipeline stage in a processor during a stall
US6219781B1 (en) * 1998-12-30 2001-04-17 Intel Corporation Method and apparatus for performing register hazard detection
US6304955B1 (en) * 1998-12-30 2001-10-16 Intel Corporation Method and apparatus for performing latency based hazard detection
US6438681B1 (en) * 2000-01-24 2002-08-20 Hewlett-Packard Company Detection of data hazards between instructions by decoding register indentifiers in each stage of processing system pipeline and comparing asserted bits in the decoded register indentifiers

Similar Documents

Publication Publication Date Title
US6484255B1 (en) Selective writing of data elements from packed data based upon a mask using predication
JP2001216159A5 (enExample)
KR102334341B1 (ko) 저장 융합 시스템 및 방법
US7398419B2 (en) Method and apparatus for seeding differences in lock-stepped processors
JP2001209537A5 (enExample)
JP3756409B2 (ja) データハザード検出システム
US20040230760A1 (en) System and method for simultaneous access of the same line in cache storage
JP3631146B2 (ja) データハザードを検出するシステム
WO2015171862A1 (en) Detecting data dependencies of instructions associated with threads in a simultaneous multithreading scheme
JP3704046B2 (ja) データハザードを検出するために用いられるデータを融合するためのシステム及び方法
US6889314B2 (en) Method and apparatus for fast dependency coordinate matching
JP2002334317A5 (enExample)
JP2001209534A5 (enExample)
US20040054875A1 (en) Method and apparatus to execute an instruction with a semi-fast operation in a staggered ALU
US20070204134A1 (en) Instruction sets for microprocessors
US20030188143A1 (en) 2N- way MAX/MIN instructions using N-stage 2- way MAX/MIN blocks
JP2001209538A5 (enExample)
US6401195B1 (en) Method and apparatus for replacing data in an operand latch of a pipeline stage in a processor during a stall
JP3680932B2 (ja) レジスタファイルへの書き込みを行うシステム及び方法
US7613905B2 (en) Partial register forwarding for CPUs with unequal delay functional units
US20040230761A1 (en) System and method for simultaneous access of the same doubleword in cache storage
US7080187B2 (en) Bug segment decoder
US20020108022A1 (en) System and method for allowing back to back write operations in a processing system utilizing a single port cache
US7937562B2 (en) Processing apparatus
KR100222039B1 (ko) 수퍼 스칼라 프로세서의 명령 종속성 검증 장치 및 방법