JP2001185826A - Wiring board - Google Patents

Wiring board

Info

Publication number
JP2001185826A
JP2001185826A JP36502199A JP36502199A JP2001185826A JP 2001185826 A JP2001185826 A JP 2001185826A JP 36502199 A JP36502199 A JP 36502199A JP 36502199 A JP36502199 A JP 36502199A JP 2001185826 A JP2001185826 A JP 2001185826A
Authority
JP
Japan
Prior art keywords
conductor
wiring
insulating substrate
conductor layer
thickness
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP36502199A
Other languages
Japanese (ja)
Other versions
JP3561197B2 (en
Inventor
Yasuhiro Sasaki
康博 佐々木
Kazutaka Maeda
和孝 前田
Shoichi Nakagawa
彰一 仲川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera Corp
Original Assignee
Kyocera Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kyocera Corp filed Critical Kyocera Corp
Priority to JP36502199A priority Critical patent/JP3561197B2/en
Publication of JP2001185826A publication Critical patent/JP2001185826A/en
Application granted granted Critical
Publication of JP3561197B2 publication Critical patent/JP3561197B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Abstract

PROBLEM TO BE SOLVED: To obtain a highly reliable wiring board in which no crack occurs on the insulating substrate or solder layer even when the thickness of a wiring conductor is increased in accordance with reduction in resistance, and which can be connected electrically to electronic parts and can transfer heat in good states. SOLUTION: The wiring board is formed by bonding a wiring conductor 2 to the surface of the ceramic insulating substrate 1 composed of a ceramic containing at least one kind selected out of Al2O3, AlN, and Si3N4 as the main ingredient and the electronic parts 3 are mounted on the conductor 2. The wiring conductor 2 is formed by respectively laminating Al conductor layers 2b having thicknesses which are >=1/10 of the thickness of a Cu conductor layer 2a having a thickness of >=0.3 mm upon the electronic parts mounting-side surface and insulating substrate bonding-side surface of the conductor layer 2a.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は、半導体素子などの
電子部品を表面に気密に搭載する半導体素子収納用パッ
ケージや、半導体素子の他にコンデンサや抵抗体等の各
種電子部品が表面に搭載される混成集積配線基板や、パ
ワーモジュール基板等のセラミック絶縁基板の表面に配
線導体を有した配線基板に関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a package for housing a semiconductor element in which electronic parts such as a semiconductor element are hermetically mounted on the surface, and various electronic parts such as a capacitor and a resistor in addition to the semiconductor element. The present invention relates to a wiring board having wiring conductors on the surface of a ceramic integrated board such as a hybrid integrated wiring board or a power module board.

【0002】[0002]

【従来の技術】従来、半導体素子収納用パッケージや混
成集積配線基板等に用いられる多層配線基板は、一般に
アルミナ質焼結体等の電気絶縁性のセラミック焼結体か
ら成る絶縁基板を用い、その上面の略中央部に設けた凹
部周辺から下面に、あるいはその内部及び表面に、タン
グステン(W)、モリブデン(Mo)、マンガン(M
n)等の高融点金属から成る複数の配線導体を配設する
と共に、各配線導体を絶縁基板内に設けた前記同様の高
融点金属から成るビアホール導体で接続した構造を成し
ている。
2. Description of the Related Art Conventionally, a multilayer wiring board used for a package for housing a semiconductor element, a hybrid integrated wiring board, and the like generally uses an insulating substrate made of an electrically insulating ceramic sintered body such as an alumina sintered body. Tungsten (W), molybdenum (Mo), manganese (M)
n) and a plurality of wiring conductors made of a high melting point metal are arranged, and each wiring conductor is connected to a via hole conductor made of the same high melting point metal provided in the insulating substrate.

【0003】さらに、配線導体の低抵抗化が必要となる
場合には、絶縁基体表面に形成された高融点金属からな
る配線導体の上にCu板やAl板をAgろう系、Alろ
う系等のろう材で接合し、配線を形成することが行なわ
れている。
Further, when it is necessary to lower the resistance of the wiring conductor, a Cu plate or an Al plate is formed on a wiring conductor made of a high melting point metal formed on the surface of the insulating substrate by using an Ag brazing system, an Al brazing system, or the like. Bonding with a brazing material to form wiring.

【0004】また、セラミック絶縁基板が、ガラスセラ
ミックス等の焼成温度が1000℃前後の場合には、絶
縁基板内部の内層配線や表層配線を共に、Cuペースト
で配設して、同時焼成によって形成することが行なわれ
ている。
When the firing temperature of a glass ceramic or the like is about 1000 ° C., both the inner wiring and the surface wiring inside the insulating substrate are provided by Cu paste and formed by simultaneous firing. Things are going on.

【0005】また、高熱伝導性が要求されるパワーモジ
ュール基板等は、絶縁基板にAlNセラミックスを使用
して、この絶縁基板にCu板やAl板を銀ろう系、Al
ろう系等のろう材で接合して配線導体を形成することも
行なわれている。
A power module substrate or the like that requires high thermal conductivity uses an AlN ceramic as an insulating substrate, and uses a silver brazing alloy,
A wiring conductor is also formed by joining with a brazing material such as a brazing material.

【0006】そして、これらの配線導体表面に半田濡れ
性の優れたNi,Auなどの導体層をめっき等により形
成して、この表面に各種電子部品が半田などによってロ
ウ付け実装される。
[0006] A conductive layer of Ni, Au or the like having excellent solder wettability is formed on the surface of these wiring conductors by plating or the like, and various electronic components are soldered and mounted on the surface by soldering or the like.

【0007】[0007]

【発明が解決しようとする課題】しかしながら、配線導
体の低抵抗化が必要とされる配線基板において、配線導
体をCuによって形成した場合、Cuの熱膨張係数は約
18ppm/℃と、一般的なセラミックスの熱膨張係数
(3〜8ppm/℃)よりも大きいために、その配線基
板に熱サイクルが付加されるとセラミック絶縁基板との
熱膨張係数の相違により、熱応力が発生し、絶縁基板へ
の接合部付近で絶縁基板や配線導体と絶縁基板との界面
にクラックが発生したり、電子部品とのロウ付け部の半
田層にクラックが発生したり、電子部品が配線導体から
取れたり、配線導体が絶縁基板から剥離するなどの問題
が発生し接合信頼性が確保できないという問題があっ
た。
However, when a wiring conductor is formed of Cu in a wiring board in which the resistance of the wiring conductor needs to be reduced, the thermal expansion coefficient of Cu is approximately 18 ppm / ° C. Since the thermal expansion coefficient is larger than that of ceramics (3 to 8 ppm / ° C.), when a thermal cycle is applied to the wiring board, a thermal stress is generated due to a difference in thermal expansion coefficient with the ceramic insulating substrate, and the insulating substrate is subjected to thermal stress. Cracks occur at the interface between the insulating substrate or the wiring conductor and the insulating substrate near the joints of the parts, cracks occur in the solder layer of the brazing part with the electronic components, the electronic components come off from the wiring conductors, There has been a problem that a problem such as peeling of the conductor from the insulating substrate has occurred, and the bonding reliability cannot be ensured.

【0008】また、配線導体をAlによって形成した場
合、Cuに比較してヤング率、降伏応力が低く絶縁基板
との接合面での剥離等は発生しにくいが、熱膨張係数が
23ppm/℃と大きく、その結果、著しい形状変化を
起こすため、配線導体としての機能上、支障をきたす恐
れがある。さらに、AlはCuに比較して電気抵抗が大
きく、熱伝導性も悪いため、Al配線導体の厚みを厚く
すると配線導体の熱抵抗が悪化するために、パワートラ
ンジスタ等の冷却器の冷却能力を上げる必要があった。
よってモジュールの薄型化(小型化)やローコスト化の
要求に応えることができないという課題を有していた。
When the wiring conductor is made of Al, the Young's modulus and the yield stress are low as compared with Cu, so that peeling off at the joint surface with the insulating substrate does not easily occur, but the coefficient of thermal expansion is 23 ppm / ° C. Since it is large, as a result, a remarkable shape change is caused, and there is a possibility that the function as a wiring conductor may be impaired. Furthermore, since Al has a higher electric resistance and lower thermal conductivity than Cu, increasing the thickness of the Al wiring conductor deteriorates the thermal resistance of the wiring conductor. I had to raise it.
Therefore, there was a problem that it was not possible to meet the demands for thinning (miniaturization) and cost reduction of the module.

【0009】従って、本発明は、前記課題を解消せんと
して成されたもので、その目的は、低抵抗を有しつつ、
絶縁基板や半田層においてクラックが発生したり、配線
導体の剥離などが発生することがなく、電気的接続や熱
伝導性が良好な高信頼性の配線基板を提供することにあ
る。
[0009] Accordingly, the present invention has been made to solve the above-mentioned problems, and an object of the present invention is to provide a low-resistance,
It is an object of the present invention to provide a highly reliable wiring board having good electrical connection and thermal conductivity without generating a crack or peeling of a wiring conductor in an insulating substrate or a solder layer.

【0010】[0010]

【課題を解決するための手段】本発明によれば、セラミ
ック絶縁基板の表面に配線導体を接合してなり、該配線
導体上に電子部品が実装される配線基板において、配線
導体を、Cu導体層と、そのCu導体層の電子部品実装
面側および絶縁基板への接合面側にAl導体層を積層し
た積層体によって構成することによって、上記の目的が
達成できることを見いだし本発明に至った。
According to the present invention, in a wiring board in which a wiring conductor is joined to a surface of a ceramic insulating substrate and an electronic component is mounted on the wiring conductor, the wiring conductor is made of a Cu conductor. It has been found that the above object can be achieved by forming a layer and a laminate in which an Al conductor layer is laminated on the electronic component mounting surface side of the Cu conductor layer and the bonding surface side to the insulating substrate, and the present invention has been accomplished.

【0011】なお、上記金属導体において、前記Cu導
体層の厚みが0.3mm以上であり、前記Al導体層の
厚みがCu配線導体の厚みの1/10以上、1/2以下
であることが望ましい。
In the above metal conductor, the thickness of the Cu conductor layer is 0.3 mm or more, and the thickness of the Al conductor layer is 1/10 or more and 1/2 or less of the thickness of the Cu wiring conductor. desirable.

【0012】また、前記Cu導体層と前記Al導体層と
は、積層後、熱間圧延によって互いに拡散接合されてい
ることが望ましい。
It is preferable that the Cu conductor layer and the Al conductor layer are diffusion bonded to each other by hot rolling after lamination.

【0013】また、前記セラミック絶縁基板としては、
Al23、AlN、Si34のうちの少なくとも1種を
主成分とするセラミックスが挙げられる。
Further, the ceramic insulating substrate includes:
Ceramics containing at least one of Al 2 O 3 , AlN, and Si 3 N 4 as a main component are exemplified.

【0014】本発明の配線基板によれば、Cu又はCu
を主成分とする配線導体の電子部品実装面と、絶縁基板
への接合面側の両面に、Al導体層を形成することによ
って、セラミック絶縁基板とCuとの熱膨張係数の相違
に起因して熱応力が発生しても、この熱応力がヤング率
の小さい前記導体層によって良好に吸収される結果、絶
縁基板や半田層に印加される熱応力を小さくすることが
できるため、絶縁基板ののクラック発生や半田層、配線
導体の剥離を防ぐことができる。
According to the wiring board of the present invention, Cu or Cu
By forming an Al conductor layer on both sides of the electronic component mounting surface of the wiring conductor having as a main component and the bonding surface side to the insulating substrate, a difference in thermal expansion coefficient between the ceramic insulating substrate and Cu is caused. Even if a thermal stress is generated, the thermal stress is favorably absorbed by the conductor layer having a small Young's modulus, so that the thermal stress applied to the insulating substrate or the solder layer can be reduced. It is possible to prevent cracks and peeling of the solder layer and the wiring conductor.

【0015】また、Al導体層をCu導体層の両面にほ
ぼ同じ厚さで、また拡散接合によって形成することによ
り、積層体からなる配線導体を作製する場合に配線導体
の反り、変形を防止することができるとともに、熱的応
力が付与された場合においても、応力のバランスが保た
れるために変形、反りをも防止することができる。
Further, by forming the Al conductor layer on both surfaces of the Cu conductor layer with substantially the same thickness and by diffusion bonding, the wiring conductor is prevented from warping and deforming when a wiring conductor made of a laminate is produced. In addition to this, even when thermal stress is applied, deformation and warpage can be prevented because the balance of stress is maintained.

【0016】また、上記導体層にも有効に電流が流れる
ため、配線導体の低抵抗化においても、不要に配線導体
の厚みを厚くする必要もなく、配線基板全体の厚みの薄
層化を図ることができる。
In addition, since the current effectively flows through the conductor layer, it is not necessary to unnecessarily increase the thickness of the wiring conductor even when the resistance of the wiring conductor is reduced, and the thickness of the entire wiring board is reduced. be able to.

【0017】[0017]

【発明の実施の形態】以下、本発明の配線基板を図面に
基づき詳細に説明する。図1は、本発明の配線基板の一
実施例を示す多層配線基板の概略断面図であり、図2
は、その配線導体と電子部品との実装部の要部拡大図で
ある。
DESCRIPTION OF THE PREFERRED EMBODIMENTS Hereinafter, a wiring board according to the present invention will be described in detail with reference to the drawings. FIG. 1 is a schematic sectional view of a multilayer wiring board showing one embodiment of the wiring board of the present invention.
FIG. 3 is an enlarged view of a main part of a mounting portion of the wiring conductor and the electronic component.

【0018】図1および図2の配線基板によれば、絶縁
基板1は、複数の絶縁層1a〜1dが積層された積層体
によって構成されており、その絶縁基板1の表面には、
配線導体2が接合されており、また、この配線導体2の
表面には、パワートランジスタ、半導体素子などの電子
部品3が半田層4によってロウ付け実装されている。
According to the wiring board shown in FIGS. 1 and 2, the insulating substrate 1 is constituted by a laminate in which a plurality of insulating layers 1a to 1d are laminated, and the surface of the insulating substrate 1 has
The wiring conductor 2 is joined, and an electronic component 3 such as a power transistor or a semiconductor element is mounted on the surface of the wiring conductor 2 by soldering with a solder layer 4.

【0019】本発明によれば、上記の配線基板におい
て、配線導体2は、Cu導体層2aと、Cu導体層2a
の電子部品3実装面側および絶縁基板1への接合面側に
Al導体層2b,2bを積層した積層体によって形成さ
れている。
According to the present invention, in the above-mentioned wiring board, the wiring conductor 2 is composed of the Cu conductor layer 2a and the Cu conductor layer 2a.
Is formed by a laminated body in which Al conductor layers 2b, 2b are laminated on the electronic component 3 mounting surface side and the bonding surface side to the insulating substrate 1.

【0020】言い換えれば、Cu導体層2aはAl導体
層2bを介して絶縁基板1に接合されており、また、C
u導体層2aの表面には、Al導体層2bを介して、電
子部品3が実装されている。
In other words, the Cu conductor layer 2a is joined to the insulating substrate 1 via the Al conductor layer 2b.
The electronic component 3 is mounted on the surface of the u conductor layer 2a via the Al conductor layer 2b.

【0021】なお、この多層配線基板によれば、絶縁基
板1の裏面にも同様な配線導体5が形成されていてもよ
く、その場合には、この表面に形成された配線導体2
と、裏面に形成された配線導体5とは、絶縁基板1の内
部に形成されたビアホール導体6あるいは内部配線導体
7によって互いに接続することができる。
According to this multilayer wiring board, a similar wiring conductor 5 may be formed on the back surface of the insulating substrate 1, and in this case, the wiring conductor 2 formed on the front surface may be formed.
The wiring conductor 5 formed on the back surface can be connected to each other by a via-hole conductor 6 or an internal wiring conductor 7 formed inside the insulating substrate 1.

【0022】配線導体2におけるCu導体層2aは、C
uを主導体とするるものであって純度99%以上のCu
であることが配線導体の低抵抗化、高熱伝導化によって
大電流を流すことができ、またコストの面からも有利で
ある。
The Cu conductor layer 2a of the wiring conductor 2 is made of C
u as a main conductor and having a purity of 99% or more.
That is, it is possible to flow a large current by reducing the resistance and increasing the thermal conductivity of the wiring conductor, and it is also advantageous in terms of cost.

【0023】また、Al導体層2bも、純度99%以上
のAlの変形応力が小さいからなることが望ましい。こ
のAl導体層2bは塑性変形しやすく、Cu導体層2a
の厚みを厚くしても絶縁基板1、半田層4との熱膨張係
数の相違に起因して発生する熱応力を良好に吸収緩和す
る。Al以外の金属では変形抵抗が大きいために、熱応
力を十分に吸収緩和することができず、クラックや剥離
を防ぐことが困難である。
It is desirable that the Al conductor layer 2b also has a small deformation stress of Al having a purity of 99% or more. The Al conductor layer 2b is easily plastically deformed, and the Cu conductor layer 2a
Even if the thickness is increased, the thermal stress generated due to the difference in the thermal expansion coefficient between the insulating substrate 1 and the solder layer 4 is favorably absorbed and alleviated. Since metals other than Al have large deformation resistance, thermal stress cannot be sufficiently absorbed and alleviated, and it is difficult to prevent cracks and peeling.

【0024】なお、Cu導体層2aの厚みは、0.3m
m以上、特に0.5mm以上であることが、大きな電流
を印加するとともに高い信頼性を得るために点から必要
である。
The thickness of the Cu conductor layer 2a is 0.3 m
m or more, especially 0.5 mm or more is necessary from the viewpoint of applying a large current and obtaining high reliability.

【0025】一方、Al導体層2bの厚みは、熱応力の
吸収緩和効果を十分に発揮させる上でCu導体層2aの
厚みの1/10以上、特に1/5以上であることが重要
であって、この厚みが1/10よりも薄いと、Al導体
層2bを形成しても、熱応力を十分に吸収緩和すること
ができず、クラックや剥離などを防止することが困難と
なる。一方、配線導体2全体の特性としてCuの低抵抗
および高熱伝導性を阻害しないためには、Al導体層の
厚みが前記Cu導体層2aの厚みの1/2以下であるこ
とが望ましい。
On the other hand, it is important that the thickness of the Al conductor layer 2b is 1/10 or more, especially 1/5 or more of the thickness of the Cu conductor layer 2a in order to sufficiently exhibit the effect of absorbing and relaxing thermal stress. If the thickness is smaller than 1/10, even if the Al conductor layer 2b is formed, thermal stress cannot be sufficiently absorbed and alleviated, and it becomes difficult to prevent cracking and peeling. On the other hand, the thickness of the Al conductor layer is desirably not more than の of the thickness of the Cu conductor layer 2a in order not to hinder the low resistance and high thermal conductivity of Cu as the characteristics of the entire wiring conductor 2.

【0026】また、上記の配線導体は、Cu導体層2a
を中心に配置してその両側にAl導体層を形成すること
が必要である。これは、Cu導体層2aとAl導体層2
bとの熱膨張差などに起因する熱応力のバランスを保
ち、Cu導体層2a自体の変形を抑制するためである。
特に、応力のバランスを保つ上で、2つのAl導体層2
bの厚みの差は0.1mm以下、特に0.05mm以下
であることが望ましい。
The above-mentioned wiring conductor is made of a Cu conductor layer 2a.
It is necessary to arrange the Al conductor layers on both sides thereof. This is because the Cu conductor layer 2a and the Al conductor layer 2
This is for keeping the balance of the thermal stress caused by the difference in thermal expansion from b and suppressing the deformation of the Cu conductor layer 2a itself.
In particular, in keeping the stress balance, the two Al conductor layers 2
The difference in the thickness of b is preferably 0.1 mm or less, particularly preferably 0.05 mm or less.

【0027】また、このCu導体層2aとAl導体層2
bとは、拡散接合されていることが望ましい。これは、
ロウ材などの接着材によって両者を積層すると、ロウ材
の層の熱抵抗および電気抵抗が高く、配線導体の熱的、
電気的特性を劣化させてしまうのに対して、拡散接合す
ると接合力が強固であり、また反応層が極めて薄く、電
気的、熱的特性を劣化させることがないなどの点で優れ
ているためである。
The Cu conductor layer 2a and the Al conductor layer 2
It is desirable that b is diffusion-bonded. this is,
When both are laminated with an adhesive such as brazing material, the thermal resistance and electric resistance of the brazing material layer are high, and the thermal and electrical
While electrical characteristics are deteriorated, diffusion bonding is excellent in that the bonding strength is strong, the reaction layer is extremely thin, and the electrical and thermal characteristics are not deteriorated. It is.

【0028】また、絶縁基板1としては、一般にセラミ
ック配線基板に適用されるアルミナ(Al23)や窒化
アルミニウム(AlN)、窒化珪素(Si34)等を主
成分とするセラミックスであればいずれにも適用できる
が、高熱伝導性が要求されるパワーモジュール基板では
AlNセラミックスが、多層化した配線基板にはアルミ
ナセラミックスが好適である。
The insulating substrate 1 may be a ceramic mainly composed of alumina (Al 2 O 3 ), aluminum nitride (AlN), silicon nitride (Si 3 N 4 ) or the like generally applied to a ceramic wiring substrate. Any of them can be applied, but AlN ceramics is suitable for a power module substrate requiring high thermal conductivity, and alumina ceramics is suitable for a multilayered wiring substrate.

【0029】例えば、アルミナセラミックスからなる絶
縁基板は、アルミナ(Al23)粉末に、シリカ(Si
2)、マグネシア(MgO)、カルシア(CaO)等
の原料粉末に周知の有機性バインダーと有機溶剤、可塑
剤、分散剤等を添加混合して調製した泥漿を、周知のド
クターブレード法やカレンダーロール法等のシート成形
法によりセラミックグリーンシートを作成する。そし
て、適宜、このグリーンシートにビアホールを形成後、
導体ペーストを充填したり、グリーンシート表面に導体
ペーストをスクリーン印刷した後、それらを複数枚積層
し、約1500〜1700℃の温度で焼成することによ
り得られる。
For example, an insulating substrate made of alumina ceramic is prepared by adding alumina (Al 2 O 3 ) powder to silica (Si).
O 2), magnesia (MgO), calcia (CaO) raw material powder to a known organic binder and an organic solvent such as, plasticizers, a slip prepared by adding and mixing dispersant, a well-known doctor blade method or calendar A ceramic green sheet is prepared by a sheet forming method such as a roll method. Then, as appropriate, after forming a via hole in this green sheet,
It is obtained by filling the conductive paste or screen-printing the conductive paste on the surface of the green sheet, laminating a plurality of them, and firing at a temperature of about 1500 to 1700 ° C.

【0030】AlNセラミックスを絶縁基板とする場合
には、AlN粉末に、Y23などの周期律表第3a族酸
化物、CaOなどのアルカリ土類金属酸化物などの焼結
助剤を添加し、上記と同様にして調製した泥漿を用いて
グリーンシートを作成し、適宜ビアホール導体や配線パ
ターンを形成し、1600〜1850℃で焼成すること
により得られる。
When AlN ceramics is used as the insulating substrate, a sintering aid such as an oxide of Group 3a of the periodic table such as Y 2 O 3 or an alkaline earth metal oxide such as CaO is added to the AlN powder. Then, a green sheet is prepared using the slurry prepared in the same manner as described above, a via hole conductor and a wiring pattern are appropriately formed, and the green sheet is fired at 1600 to 1850 ° C.

【0031】また、窒化珪素セラミックスを絶縁基板と
する場合には、Si34粉末に、Y 23などの周期律表
第3a族酸化物、MgOなどのアルカリ土類金属酸化
物、Al23、SiO2などの焼結助剤を添加し、この
混合物をプレス成形、あるいは上記と同様にして調製し
た泥漿を用いてグリーンシートを作製し、適宜ビアホー
ル導体や配線パターンを形成し、1600〜1950℃
で焼成することにより得られる。
Further, the silicon nitride ceramic is used as an insulating substrate.
If you doThreeNFourY to powder TwoOThreePeriodic table such as
Oxidation of alkaline earth metals such as Group 3a oxide and MgO
Object, AlTwoOThree, SiOTwoAdd a sintering aid such as
Press the mixture or prepare it as described above.
Make green sheets using the sludge
1600 ~ 1950 ℃
It is obtained by firing.

【0032】なお、上記の製造過程でビアホール導体に
充填される導体としては、タングステン(W)、モリブ
デン(Mo)、レニウム(Re)、コバルト(Co)の
群から選ばれる少なくとも1種の高融点金属を主成分と
するものが挙げられ、特に絶縁基板との熱膨張率の整合
性及びコストの点からはW,Moが好適である。また、
ビアホール導体は、基板の表面に実装されたパワーMO
SFET等の発熱性の電子部品から発生した熱を基板裏
面に伝達する効果も奏することができる。
The conductor to be filled in the via-hole conductor in the above manufacturing process is at least one kind of high melting point selected from the group consisting of tungsten (W), molybdenum (Mo), rhenium (Re), and cobalt (Co). A material containing a metal as a main component is exemplified, and W and Mo are particularly preferable from the viewpoint of matching of thermal expansion coefficient with an insulating substrate and cost. Also,
The via-hole conductor is a power MO mounted on the surface of the board.
An effect of transferring heat generated from a heat-generating electronic component such as an SFET to the back surface of the substrate can also be obtained.

【0033】一方、内部配線導体については、セラミッ
ク絶縁基板と同時焼成で形成する場合、前記スルーホー
ル導体と同様の上記の高融点金属が使用できる。
On the other hand, when the internal wiring conductor is formed by firing simultaneously with the ceramic insulating substrate, the same high melting point metal as that of the through-hole conductor can be used.

【0034】特に、熱伝達性を目的として、絶縁基板の
内部に熱放散性を目的として上記のビアホール導体の形
成方法と同様な方法によって、発熱性の電子部品を搭載
する部分にサーマルビアを兼用したビアホール導体を多
数設けることも可能である。なお、本発明における基板
表面の配線導体は、例えば、カーボン治具に所定の厚み
のCu板を2枚の所定の厚みのAl板で挟むように重ね
た後、約1100℃の温度でCuを溶融させることによ
ってCu板とAl板とを拡散接合することができる。ま
た、他の方法としては、プレス金型内にAl粉末を所定
の厚みになるように充填し、次にCu粉末またはCu板
をその上に重ねるように充填し、さらにその上にAl粉
末を充填した後、1ton/cm3以上でプレス成形
し、約1050℃前後の還元雰囲気で焼成することによ
って作製することができる。
In particular, for the purpose of heat transfer, a thermal via is also used in a portion for mounting a heat-generating electronic component by the same method as the above-described method of forming a via-hole conductor for the purpose of dissipating heat inside an insulating substrate. It is also possible to provide a large number of via-hole conductors. The wiring conductor on the substrate surface in the present invention is formed, for example, by stacking a Cu plate having a predetermined thickness on a carbon jig so as to be sandwiched between two Al plates having a predetermined thickness, and then forming Cu at a temperature of about 1100 ° C. By melting, the Cu plate and the Al plate can be diffusion bonded. Further, as another method, Al powder is filled into a press mold so as to have a predetermined thickness, and then Cu powder or a Cu plate is filled so as to be stacked thereon, and further Al powder is further placed thereon. After filling, it can be produced by press-molding at 1 ton / cm 3 or more and firing in a reducing atmosphere at about 1050 ° C.

【0035】また、この表面配線導体2の表面に電子部
品を実装する場合、半田によって実装するが、半田との
濡れ性を改善するために、配線導体の表面にNiやCu
などの金属層を1〜3μmの厚みでメッキ処理を施すこ
とが望ましい。
When electronic components are mounted on the surface of the surface wiring conductor 2, they are mounted by soldering. In order to improve the wettability with the solder, Ni or Cu is applied to the surface of the wiring conductor.
It is desirable to apply a plating process to a metal layer having a thickness of 1 to 3 μm.

【0036】[0036]

【実施例】次に、以下のようにして本発明の配線基板を
評価した。なお、評価にあたっては、絶縁基板としてA
lNセラミックスを用いて作製した。
Next, the wiring board of the present invention was evaluated as follows. In the evaluation, A was used as the insulating substrate.
It was produced using 1N ceramics.

【0037】まず、AlN粉末に、CaO0.5重量
%、Y235重量%を添加したAlN粉末組成物にアク
リル系の有機性バインダーと可塑剤、溶剤を添加混合し
て泥漿を調整し、該泥漿をドクターブレード法により厚
さ約300μmのシート状に成形した。このセラミック
グリーンシートを複数枚積層後、1750℃で焼成し、
幅20mm×長さ60mm×厚さ1mmの絶縁基板を作
製した。
First, an AlN powder composition containing 0.5% by weight of CaO and 5% by weight of Y 2 O 3 was added to an AlN powder, and an acrylic organic binder, a plasticizer and a solvent were added and mixed to prepare a slurry. The slurry was formed into a sheet having a thickness of about 300 μm by a doctor blade method. After laminating a plurality of the ceramic green sheets, firing at 1750 ° C.
An insulating substrate having a width of 20 mm, a length of 60 mm and a thickness of 1 mm was produced.

【0038】次に、配線導体を作製した。所定の厚みの
Cu板を所定の厚みの2枚のAl板で挟み積層し、11
00℃で熱間圧延して拡散接合し、Cu導体層、Al導
体層の厚みがそれぞれ表1の配線導体を作製した。この
3層積層配線導体を幅15mm×長さ50mmに加工
後、Alろうを用いて前記AlN基板表面に500℃で
加熱接合して配線導体を有する配線基板を形成した。
Next, a wiring conductor was manufactured. A Cu plate having a predetermined thickness is sandwiched and laminated between two Al plates having a predetermined thickness.
Hot rolling was performed at 00 ° C. and diffusion bonding was performed to produce a wiring conductor having a Cu conductor layer and an Al conductor layer each having a thickness shown in Table 1. After processing this three-layer laminated wiring conductor into a width of 15 mm and a length of 50 mm, it was heated and joined to the surface of the AlN substrate at 500 ° C. using an Al solder to form a wiring substrate having a wiring conductor.

【0039】その後、この配線導体の表面に厚み3〜4
μmの無電解Niめっきを施した後、組成Pb60%−
Sn40%の半田リボンを用いて10mm角のSiチッ
プを配線導体上に実装した。
Thereafter, a thickness of 3 to 4 is applied to the surface of the wiring conductor.
The composition Pb 60%-
Using a 40% Sn solder ribbon, a 10 mm square Si chip was mounted on the wiring conductor.

【0040】こうしてSiチップを搭載した配線基板に
ついて、配線導体の絶縁基板への接合直後、並びに−4
0〜125℃の温度サイクル試験500サイクルまでの
各100サイクル毎に、絶縁基板と配線導体との接合
部、Siチップの半田接合部において、配線導体の剥離
やクラックの発生をマイクロスコープ(25〜200
倍)で観察した。結果を表1に示す。
With respect to the wiring board on which the Si chip is mounted, immediately after joining the wiring conductor to the insulating substrate, and
At every 100 cycles up to 500 cycles of the temperature cycle test of 0 to 125 ° C., the peeling of the wiring conductor and the occurrence of cracks at the joint between the insulating substrate and the wiring conductor and the solder joint of the Si chip were measured with a microscope (25 to 200
Times). Table 1 shows the results.

【0041】[0041]

【表1】 [Table 1]

【0042】配線導体をCu導体層単味で形成した試料
No.1では、およびAl導体層を形成しても、その厚
みがCu導体層の厚みの1/10よりも薄い試料No.
9では、ロウ付け後、導体層と基板の接合面からの剥離
や、配線導体端部近傍の絶縁基板にクラックが発生し
た。
Sample No. in which the wiring conductor was formed of a single Cu conductor layer. In Sample No. 1, even when the Al conductor layer was formed, the thickness of Sample No. 1 was smaller than 1/10 of the thickness of the Cu conductor layer.
In No. 9, after brazing, peeling from the joint surface between the conductor layer and the substrate and cracks occurred in the insulating substrate near the end of the wiring conductor.

【0043】なお、片方のみにAl板を積層して、上記
と同様にして積層体を作製したが、積層体の変形が大き
く、配線導体として使用できるものではなかった。
Incidentally, an Al plate was laminated on only one side to produce a laminate in the same manner as described above. However, the laminate was greatly deformed and could not be used as a wiring conductor.

【0044】温度サイクル試験において、半田接合部に
おいてもAl導体層を形成していないもの(試料No
1)や、Al導体層が薄いもの(試料No10)は30
0サイクル以下で、チップとの接合部近傍の半田層にク
ラックが確認された。
In the temperature cycle test, an Al conductor layer was not formed even at the solder joint (sample No.
1) and 30 with a thin Al conductor layer (Sample No. 10)
At 0 cycles or less, cracks were observed in the solder layer near the junction with the chip.

【0045】これに対して、本発明の試料は、配線導体
と絶縁基板接合部では400サイクル,半田接合部では
400サイクルまで剥離、クラックの発生は見られず、
信頼性が高い配線基板であることが確認された。
On the other hand, in the sample of the present invention, peeling and cracking were not observed up to 400 cycles in the joint between the wiring conductor and the insulating substrate, and 400 cycles in the solder joint.
It was confirmed that the wiring board had high reliability.

【0046】[0046]

【発明の効果】以上詳述した通り、本発明の配線基板に
よれば、厚さ0.3mm以上のCu導体層の電子部品実
装面と、絶縁基板への接合面に、Al導体層を所定の厚
みで形成することによって、Al導体層によって熱膨張
係数の相違に起因して発生する熱応力を吸収緩和し、ク
ラックや剥離の発生を抑制し、低抵抗で且つ熱伝導性が
良好な高信頼性の配線基板を得ることができる。
As described above in detail, according to the wiring board of the present invention, the Al conductor layer is provided on the electronic component mounting surface of the Cu conductor layer having a thickness of 0.3 mm or more and the bonding surface to the insulating substrate. The thickness of the Al conductor layer absorbs and relaxes the thermal stress generated due to the difference in the coefficient of thermal expansion due to the Al conductor layer, suppresses the occurrence of cracks and peeling, and has a low resistance and good thermal conductivity. A reliable wiring board can be obtained.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の配線基板の一実施例を示す多層配線基
板の概略断面図である。
FIG. 1 is a schematic sectional view of a multilayer wiring board showing one embodiment of a wiring board of the present invention.

【図2】図1の配線導体と電子部品との実装部の要部拡
大図である。
FIG. 2 is an enlarged view of a main part of a mounting portion of the wiring conductor and the electronic component of FIG. 1;

【符号の説明】[Explanation of symbols]

1 絶縁基板 2,5 配線導体 2a Cu導体層 2b Al導体層 3 電子部品 4 半田層 6 ビアホール導体 7 内部配線導体 DESCRIPTION OF SYMBOLS 1 Insulating board 2, 5 Wiring conductor 2a Cu conductor layer 2b Al conductor layer 3 Electronic component 4 Solder layer 6 Via hole conductor 7 Internal wiring conductor

フロントページの続き Fターム(参考) 4E067 AA05 AA07 BA00 EB00 4E351 AA07 AA08 AA09 BB01 BB23 BB24 BB29 BB35 CC18 DD04 DD10 DD54 GG03 GG04 GG06Continued on the front page F term (reference) 4E067 AA05 AA07 BA00 EB00 4E351 AA07 AA08 AA09 BB01 BB23 BB24 BB29 BB35 CC18 DD04 DD10 DD54 GG03 GG04 GG06

Claims (5)

【特許請求の範囲】[Claims] 【請求項1】セラミック絶縁基板の表面に配線導体を接
合してなり、該配線導体上に電子部品が実装される配線
基板であって、前記配線導体が、厚さ0.3mm以上の
Cu導体層と、該Cu導体層の電子部品実装面側および
前記絶縁基板への接合面側に、前記Cu導体層の厚さの
1/10以上の厚さを有するAl導体層を積層した積層
体からなることを特徴とする配線基板。
1. A wiring board in which a wiring conductor is joined to a surface of a ceramic insulating substrate, and an electronic component is mounted on the wiring conductor, wherein the wiring conductor is a Cu conductor having a thickness of 0.3 mm or more. From a laminate obtained by laminating an Al conductor layer having a thickness of 1/10 or more of the thickness of the Cu conductor layer on the electronic component mounting surface side of the Cu conductor layer and the bonding surface side to the insulating substrate of the Cu conductor layer. A wiring substrate, comprising:
【請求項2】前記Al導体層の厚みが前記Cu導体層の
厚みの1/2以下であることを特徴とする請求項1記載
の配線基板。
2. The wiring board according to claim 1, wherein the thickness of the Al conductor layer is not more than の of the thickness of the Cu conductor layer.
【請求項3】前記電子部品実装面側および前記絶縁基板
への接合面側のAl導体層の厚みの差が0.1mm以下
であることを特徴とする請求項1記載の配線基板。
3. The wiring board according to claim 1, wherein the difference between the thickness of the Al conductor layer on the electronic component mounting surface side and the thickness of the Al conductor layer on the bonding surface side to the insulating substrate is 0.1 mm or less.
【請求項4】前記Cu導体層と前記Al導体層とが拡散
接合されたものである請求項1記載の配線基板。
4. The wiring board according to claim 1, wherein said Cu conductor layer and said Al conductor layer are diffusion bonded.
【請求項5】前記セラミック絶縁基板が、Al23、A
lN、Si34のうちの少なくとも1種を主成分とする
セラミックスからなることを特徴とする請求項1記載の
配線基板。
5. The method according to claim 1, wherein said ceramic insulating substrate is made of Al 2 O 3 ,
2. The wiring board according to claim 1, wherein the wiring board is made of a ceramic mainly containing at least one of 1N and Si 3 N 4 .
JP36502199A 1999-12-22 1999-12-22 Wiring board Expired - Fee Related JP3561197B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP36502199A JP3561197B2 (en) 1999-12-22 1999-12-22 Wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP36502199A JP3561197B2 (en) 1999-12-22 1999-12-22 Wiring board

Publications (2)

Publication Number Publication Date
JP2001185826A true JP2001185826A (en) 2001-07-06
JP3561197B2 JP3561197B2 (en) 2004-09-02

Family

ID=18483242

Family Applications (1)

Application Number Title Priority Date Filing Date
JP36502199A Expired - Fee Related JP3561197B2 (en) 1999-12-22 1999-12-22 Wiring board

Country Status (1)

Country Link
JP (1) JP3561197B2 (en)

Also Published As

Publication number Publication date
JP3561197B2 (en) 2004-09-02

Similar Documents

Publication Publication Date Title
JPH06296084A (en) Thermal conductor of high conductivity, wiring board provided therewith and manufacture thereof
JP4467659B2 (en) Ceramic circuit board
JP2003101217A (en) Circuit substrate and its manufacturing method
JPH08181441A (en) Circuit board, manufacture thereof, electronic device mount and green sheet
JP5812882B2 (en) Wiring board and electronic device
JP2000269392A (en) Semiconductor module and heat-radiating insulating plate
KR20200135378A (en) Electronic component mounting module
JP3668083B2 (en) Ceramic wiring board
JP3561197B2 (en) Wiring board
JP2002134885A (en) Circuit board, manufacturing method thereof, electronic device mounting body, and green sheet
JP2000312057A (en) Wiring substrate and manufacture thereof
JP2000340716A (en) Wiring substrate
JP2000086368A (en) Nitride ceramic substrate
JP2009238976A (en) Ceramic laminated substrate and method for manufacturing the ceramic laminated body
JP2703426B2 (en) Circuit board
JP2001185825A (en) Wiring board
JP4493158B2 (en) Ceramic circuit board
JP2001185838A (en) Ceramic wiring board
JP2002043481A (en) Ceramic module and its manufacturing method
JPH06329480A (en) Joined body of ceramics and metal and its production
JP2005252121A (en) Package for storing semiconductor element and method for manufacturing the same
JP2002076213A (en) Semiconductor device module
JP2005101415A (en) Ceramic circuit board and method for manufacturing the same
JPH11289037A (en) Metal plate for heat dissipation and package for electronic component using the same
JP2000164996A (en) Ceramic wiring board

Legal Events

Date Code Title Description
TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20040525

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20040527

R150 Certificate of patent (=grant) or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 5

Free format text: PAYMENT UNTIL: 20090604

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090604

Year of fee payment: 5

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100604

Year of fee payment: 6

LAPS Cancellation because of no payment of annual fees