JP2001185825A - Wiring board - Google Patents

Wiring board

Info

Publication number
JP2001185825A
JP2001185825A JP36502099A JP36502099A JP2001185825A JP 2001185825 A JP2001185825 A JP 2001185825A JP 36502099 A JP36502099 A JP 36502099A JP 36502099 A JP36502099 A JP 36502099A JP 2001185825 A JP2001185825 A JP 2001185825A
Authority
JP
Japan
Prior art keywords
conductor
thermal expansion
wiring
conductor layer
thickness
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP36502099A
Other languages
Japanese (ja)
Inventor
Yasuhiro Sasaki
康博 佐々木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera Corp
Original Assignee
Kyocera Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kyocera Corp filed Critical Kyocera Corp
Priority to JP36502099A priority Critical patent/JP2001185825A/en
Publication of JP2001185825A publication Critical patent/JP2001185825A/en
Pending legal-status Critical Current

Links

Abstract

PROBLEM TO BE SOLVED: To obtain a highly reliably wiring board in which no crack occurs on the insulating substrate or solder layer even when the thickness of a wiring conductor is increased in accordance with reduction in resistance, and which can be connected electrically to electronic parts and can transfer heat in good states. SOLUTION: The wiring board is formed by bonding a wiring conductor 2 to the surface of the ceramic insulating substrate 1 composed of a ceramic containing at least one kind selected out of Al2O3, AlN, and Si3N4 as the main ingredient and the electronic parts 3 are mounted on the conductor 2. The conductor 2 is formed in a laminated body by respectively laminating low thermal expansion conductor layers 2b having thicknesses which are >=1/40 of the thickness of a Cu conductor layer 2a, which is composed of Cu or a Cu-alloy and has a thickness of >=0.3 mm, and a coefficient of linear thermal expansion of <=11×10-6/ deg.C at 25-100 deg.C upon the electronic parts mounting-side surface and insulting substrate bonding-side surface of the conductor layer 2a.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は、半導体素子などの
電子部品を表面に気密に搭載する半導体素子収納用パッ
ケージや、半導体素子の他にコンデンサや抵抗体等の各
種電子部品が表面に搭載される混成集積配線基板や、パ
ワーモジュール基板等のセラミック絶縁基板の表面に配
線導体を有した配線基板に関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a package for housing a semiconductor element in which electronic parts such as a semiconductor element are hermetically mounted on the surface, and various electronic parts such as a capacitor and a resistor in addition to the semiconductor element. The present invention relates to a wiring board having wiring conductors on the surface of a ceramic integrated board such as a hybrid integrated wiring board or a power module board.

【0002】[0002]

【従来の技術】従来、半導体素子収納用パッケージや混
成集積配線基板等に用いられる多層配線基板は、一般に
アルミナ質焼結体等の電気絶縁性のセラミック焼結体か
ら成る絶縁基板を用い、その上面の略中央部に設けた凹
部周辺から下面に、あるいはその内部及び表面に、タン
グステン(W)、モリブデン(Mo)、マンガン(M
n)等の高融点金属から成る複数の配線導体を配設する
と共に、各配線導体を絶縁基板内に設けた前記同様の高
融点金属から成るビアホール導体で接続した構造を成し
ている。
2. Description of the Related Art Conventionally, a multilayer wiring board used for a package for housing a semiconductor element, a hybrid integrated wiring board, and the like generally uses an insulating substrate made of an electrically insulating ceramic sintered body such as an alumina sintered body. Tungsten (W), molybdenum (Mo), manganese (M)
n) and a plurality of wiring conductors made of a high melting point metal are arranged, and each wiring conductor is connected to a via hole conductor made of the same high melting point metal provided in the insulating substrate.

【0003】さらに、配線導体の低抵抗化が必要となる
場合には、絶縁基体表面に形成された高融点金属からな
る配線導体の上にCu板やAl板をAgろう系、Alろ
う系等のろう材で接合し、配線を形成することが行なわ
れている。
Further, when it is necessary to lower the resistance of the wiring conductor, a Cu plate or an Al plate is formed on a wiring conductor made of a high melting point metal formed on the surface of the insulating substrate by using an Ag brazing system, an Al brazing system, or the like. Bonding with a brazing material to form wiring.

【0004】また、セラミック絶縁基板が、ガラスセラ
ミックス等の焼成温度が1000℃前後の場合には、絶
縁基板内部の内層配線や表層配線を共に、Cuペースト
で配設して、同時焼成によって形成することが行なわれ
ている。
When the firing temperature of a glass ceramic or the like is about 1000 ° C., both the inner wiring and the surface wiring inside the insulating substrate are provided by Cu paste and formed by simultaneous firing. Things are going on.

【0005】また、高熱伝導性が要求されるパワーモジ
ュール基板等は、絶縁基板にAlNセラミックスを使用
して、この絶縁基板にCu板やAl板を銀ろう系、Al
ろう系等のろう材で接合して配線導体を形成することも
行なわれている。
A power module substrate or the like that requires high thermal conductivity uses an AlN ceramic as an insulating substrate, and uses a silver brazing alloy,
A wiring conductor is also formed by joining with a brazing material such as a brazing material.

【0006】そして、これらの配線導体表面に半田濡れ
性の優れたNi,Auなどの導体層をめっき等により形
成して、この表面に各種電子部品が半田などによってロ
ウ付け実装される。
[0006] A conductive layer of Ni, Au or the like having excellent solder wettability is formed on the surface of these wiring conductors by plating or the like, and various electronic components are soldered and mounted on the surface by soldering or the like.

【0007】[0007]

【発明が解決しようとする課題】しかしながら、配線導
体の低抵抗化が必要とされる配線基板において、配線導
体をCuによって形成した場合、Cuの熱膨張係数は約
18×10-6/℃と、一般的なセラミックスの熱膨張係
数(3〜8×10-6/℃)よりも大きいために、その配
線基板に熱サイクルが付加されるとセラミック絶縁基板
との熱膨張係数の相違により、熱応力が発生し、絶縁基
板への接合部付近で基板にクラックが発生したり、電子
部品とのロウ付け部の半田層にクラックが発生したり、
配線導体が基板から剥離するなどの問題が発生し、接合
信頼性が確保できないという問題があった。
However, when a wiring conductor is formed of Cu in a wiring board in which the resistance of the wiring conductor needs to be reduced, the thermal expansion coefficient of Cu is about 18 × 10 −6 / ° C. Since the thermal expansion coefficient is larger than that of general ceramics (3 to 8 × 10 −6 / ° C.), when a thermal cycle is applied to the wiring board, the thermal expansion coefficient differs from that of the ceramic insulating substrate. Stress occurs, cracks occur in the board near the joint to the insulating substrate, cracks occur in the solder layer of the brazing part with the electronic components,
There was a problem that the wiring conductor was peeled off from the substrate, and the joint reliability could not be ensured.

【0008】また、配線導体をAlによって形成した場
合、Cuに比較してヤング率、降伏応力が低く絶縁基板
との接合面での剥離等は発生しにくいが、熱膨張係数が
23×10-6/℃と大きく、その結果、著しい形状変化
を起こすため、配線導体としての機能上、支障をきたす
恐れがある。さらに、AlはCuに比較して電気抵抗が
大きく、熱伝導性も悪いため、Al配線導体の厚みを厚
くすると配線導体の熱抵抗が悪化するために、パワート
ランジスタ等の冷却器の冷却能力を上げる必要があっ
た。よってモジュールの薄型化(小型化)やローコスト
化の要求に応えることができないという課題を有してい
た。
When the wiring conductor is made of Al, the Young's modulus and the yield stress are low as compared with Cu, so that peeling off at the joint surface with the insulating substrate hardly occurs, but the thermal expansion coefficient is 23 × 10 −. As large as 6 / ° C., resulting in a significant change in shape, there is a possibility that the function as a wiring conductor may be impaired. Furthermore, since Al has a higher electric resistance and lower thermal conductivity than Cu, increasing the thickness of the Al wiring conductor deteriorates the thermal resistance of the wiring conductor. I had to raise it. Therefore, there was a problem that it was not possible to meet the demands for thinning (miniaturization) and cost reduction of the module.

【0009】従って、本発明は、前記課題を解消せんと
して成されたもので、その目的は、低抵抗を有しつつ、
絶縁基板や半田層においてクラックが発生したり、配線
導体の剥離などが発生することがなく、電気的接続や熱
伝導性が良好な高信頼性の配線基板を提供することにあ
る。
[0009] Accordingly, the present invention has been made to solve the above-mentioned problems, and an object of the present invention is to provide a low-resistance,
It is an object of the present invention to provide a highly reliable wiring board having good electrical connection and thermal conductivity without generating a crack or peeling of a wiring conductor in an insulating substrate or a solder layer.

【0010】[0010]

【課題を解決するための手段】本発明によれば、セラミ
ック絶縁基板の表面に配線導体を接合してなり、該配線
導体上に電子部品が実装される配線基板であって、前記
配線導体を、厚さ0.3mm以上のCu導体層と、該C
u導体層の電子部品実装面側および前記絶縁基板への接
合面側に、25℃〜100℃の線熱膨張係数が11×1
-6/℃以下の金属からなり、且つ前記Cu導体層の厚
みの1/20以上の厚みを有する低熱膨張導体層を積層
した積層体によって構成することによって、上記の目的
が達成できることを見いだし本発明に至った。
According to the present invention, there is provided a wiring board in which a wiring conductor is joined to a surface of a ceramic insulating substrate, and an electronic component is mounted on the wiring conductor. A Cu conductor layer having a thickness of 0.3 mm or more;
The linear thermal expansion coefficient at 25 ° C. to 100 ° C. is 11 × 1 on the electronic component mounting surface side of the u conductor layer and the bonding surface side to the insulating substrate.
It has been found that the above object can be achieved by forming a laminate of a low thermal expansion conductor layer made of a metal of 0 −6 / ° C. or less and having a thickness of 1/20 or more of the thickness of the Cu conductor layer. The present invention has been reached.

【0011】なお、前記低熱膨張導体層の厚みは、前記
Cu導体層の厚みの1/3以下であることが低熱膨張導
体層を形成することによる前記効果を十分に発揮させる
上で望ましい。
The thickness of the low thermal expansion conductor layer is desirably not more than 1/3 of the thickness of the Cu conductor layer in order to sufficiently exhibit the above-mentioned effect by forming the low thermal expansion conductor layer.

【0012】また、前記Cu導体層と前記低熱膨張導体
層とが、拡散接合されたものであることが望ましく、そ
の場合、前記電子部品実装面側および前記絶縁基板への
接合面側の低熱膨張導体層の厚みの差が0.1mm以下
であることが望ましい。
It is preferable that the Cu conductor layer and the low thermal expansion conductor layer are diffusion-bonded. In this case, low thermal expansion on the electronic component mounting surface side and the bonding surface side to the insulating substrate is preferable. It is desirable that the difference between the thicknesses of the conductor layers is 0.1 mm or less.

【0013】また、前記低熱膨張導体層が、WまたはM
oを含有することが低熱膨張化するとともに低抵抗化を
図る上で好適である。
The low thermal expansion conductor layer may be made of W or M
It is preferable to contain o in order to lower the thermal expansion and lower the resistance.

【0014】本発明の配線基板によれば、絶縁基板に接
合される配線導体を、Cuを主体とするCu導体層の電
子部品実装面と、絶縁基板への接合面の両面に、25℃
〜100℃の線熱膨張係数が11×10-6/℃以下の金
属からなる低熱膨張導体層を積層した積層物によって形
成することによって、低熱膨張導体層がCu導体層の熱
膨張を抑制する結果、上記積層体の全体の熱膨張係数を
Cu本来の熱膨張係数よりも小さくすることができるた
めに、絶縁基板と配線導体との熱膨張差を小さくでき、
両者の熱膨張差に起因して発生する熱応力を小さくする
ことができる。これによって絶縁基板との接合部や電子
部品との半田実装部でのクラックの発生や配線導体の絶
縁基板からの剥離などを有効に防ぐことができる。
According to the wiring board of the present invention, the wiring conductor to be bonded to the insulating substrate is placed on both sides of the electronic component mounting surface of the Cu conductor layer mainly composed of Cu and the bonding surface to the insulating substrate at 25 ° C.
The low thermal expansion conductor layer suppresses the thermal expansion of the Cu conductor layer by forming a low thermal expansion conductor layer made of a metal having a coefficient of linear thermal expansion of 11 × 10 −6 / ° C. or less at 100 ° C. or less. As a result, since the overall thermal expansion coefficient of the laminate can be made smaller than the original thermal expansion coefficient of Cu, the thermal expansion difference between the insulating substrate and the wiring conductor can be reduced,
Thermal stress generated due to the difference in thermal expansion between the two can be reduced. Thereby, it is possible to effectively prevent the occurrence of cracks at the joint portion with the insulating substrate and the solder mounting portion with the electronic component, the separation of the wiring conductor from the insulating substrate, and the like.

【0015】また低熱膨張導体層中にMoやWなどの高
い剛性を有する金属を含有させることによってCu導体
層の熱膨張を効果的に抑制することができるとともに、
低熱膨張導体層にも有効に電流が流れるため、Cu導体
層による配線導体全体の低抵抗化を阻害することがな
く、Cu導体層の厚みを不要に厚くする必要がない。
[0015] By including a metal having high rigidity such as Mo or W in the low thermal expansion conductor layer, the thermal expansion of the Cu conductor layer can be effectively suppressed, and
Since the current effectively flows through the low thermal expansion conductor layer, the Cu conductor layer does not hinder lowering of the resistance of the entire wiring conductor, and the Cu conductor layer does not need to be unnecessarily thickened.

【0016】しかも、低熱膨張導体層をCu導体層の両
面にほぼ同じ厚さで形成することによって、Cu導体層
と低熱膨張導体層との拡散接合した場合における積層体
の応力のバランスを保ち、積層体の変形などを防止する
ことができる。
Furthermore, by forming the low thermal expansion conductor layer with substantially the same thickness on both sides of the Cu conductor layer, the balance of the stress of the laminate when diffusion bonding between the Cu conductor layer and the low thermal expansion conductor layer is maintained, Deformation of the laminate can be prevented.

【0017】[0017]

【発明の実施の形態】以下、本発明の配線基板を図面に
基づき詳細に説明する。図1は、本発明の配線基板の一
実施例を示す多層配線基板の概略断面図であり、図2
は、その配線導体と電子部品との実装部の要部拡大図で
ある。
DESCRIPTION OF THE PREFERRED EMBODIMENTS Hereinafter, a wiring board according to the present invention will be described in detail with reference to the drawings. FIG. 1 is a schematic sectional view of a multilayer wiring board showing one embodiment of the wiring board of the present invention.
FIG. 3 is an enlarged view of a main part of a mounting portion of the wiring conductor and the electronic component.

【0018】図1および図2の配線基板によれば、絶縁
基板1は、複数の絶縁層1a〜1dが積層された積層体
によって構成されており、その絶縁基板1の表面には、
配線導体2がロウ材によって接合されている。また、こ
の多層配線基板によれば、絶縁基板1の表面、内部また
は裏面にメタライズ配線層3、4が形成されており、ま
た内部メタライズ配線層4とビアホール導体5によって
接続されている。また、この配線導体2の表面には、パ
ワートランジスタ、半導体素子などの電子部品6が半田
層7によってロウ付け実装されている。
According to the wiring board shown in FIGS. 1 and 2, the insulating substrate 1 is constituted by a laminate in which a plurality of insulating layers 1a to 1d are laminated, and the surface of the insulating substrate 1 has
The wiring conductor 2 is joined by a brazing material. Further, according to this multilayer wiring board, metallized wiring layers 3 and 4 are formed on the front surface, inside or back surface of insulating substrate 1, and are connected to internal metallized wiring layer 4 by via hole conductor 5. On the surface of the wiring conductor 2, an electronic component 6 such as a power transistor or a semiconductor element is mounted by soldering with a solder layer 7.

【0019】本発明によれば、上記の配線基板におい
て、配線導体2は、Cu導体層2aと、Cu導体層2a
の電子部品3実装面側および絶縁基板1への接合面側
に、25℃〜100℃の線熱膨張係数が11×10-6
℃以下の金属からなる低熱膨張導体層2b,2bを積層
した積層体によって形成されている。
According to the present invention, in the above-mentioned wiring board, the wiring conductor 2 is composed of the Cu conductor layer 2a and the Cu conductor layer 2a.
The linear thermal expansion coefficient at 25 ° C. to 100 ° C. is 11 × 10 −6 /
The low thermal expansion conductor layers 2b, 2b made of a metal having a temperature of not more than 0 ° C. are formed by a laminate.

【0020】本発明における配線導体2の一部を形成す
るCu導体層2aは、純度99%以上のCu単体である
ことが配線導体の低抵抗化、高熱伝導化、またコストの
面からも最も有利であるが、Cuの優れた特性を阻害し
ない範囲であれば他の金属が含まれていてもよい。
In the present invention, the Cu conductor layer 2a forming a part of the wiring conductor 2 is preferably made of a simple substance of Cu having a purity of 99% or more from the viewpoints of reducing the resistance of the wiring conductor, increasing the thermal conductivity, and reducing costs. Advantageously, other metals may be included as long as they do not impair the excellent properties of Cu.

【0021】一方、低熱膨張導体層2bは、25℃〜1
00℃の線熱膨張係数が11×10 -6/℃以下の金属か
らなることが重要であって、この線熱膨張係数が11×
10 -6/℃よりも大きいと、Cu導体層2aとの複合化
による低熱膨張化を達成することが難しくなるためであ
る。また、複合化によってCu導体層2aの熱膨張を抑
制する上で高い剛性、特にヤング率が200GPa以上
の金属からなることが望ましく、特にモリブデン(5×
10-6/℃)やタングステン(6×10-6/℃)の単
体、またはCuなどの他の金属との複合体からなること
が望ましい。なお、複合体は、各金属の含有比を制御す
ることによっての任意の熱膨張係数に調整できる。
On the other hand, the low thermal expansion conductor layer 2b is
The coefficient of linear thermal expansion at 00 ° C is 11 × 10 -6Is the metal below / ℃
It is important that the coefficient of linear thermal expansion is 11 ×
10 -6If it is higher than / ° C, the composite with the Cu conductor layer 2a is formed.
It is difficult to achieve low thermal expansion due to
You. Moreover, the thermal expansion of the Cu conductor layer 2a is suppressed by the compounding.
High rigidity, especially Young's modulus of 200 GPa or more
Of molybdenum (5 ×
10-6/ ° C) and tungsten (6 × 10-6/ ℃)
Body or a complex with other metals such as Cu
Is desirable. The composite controls the content ratio of each metal.
It can be adjusted to an arbitrary coefficient of thermal expansion.

【0022】なお、Cu導体層2aの厚みは、0.2m
m以上、特に0.3mm以上であることが、大きな電流
を流すことができ、高い信頼性を得るために必要であ
る。
The thickness of the Cu conductor layer 2a is 0.2 m
m or more, especially 0.3 mm or more is necessary to allow a large current to flow and obtain high reliability.

【0023】一方、低熱膨張導体層2bの厚みは、Cu
導体層2aの熱膨張を抑制する作用を効果的に発揮する
上では、Cu導体層2aの厚みの1/20以上であるこ
とが重要であって、この厚みが1/20よりも薄いと、
低熱膨張導体層2bを形成してもCu導体層2aの熱膨
張を抑制することができず、積層体全体の熱膨張を絶縁
基板に近づけることができず、クラックや剥離などを防
止することが困難となる。一方、配線導体2全体の特性
としてCuの低抵抗および高熱伝導性を阻害しないため
には、低熱膨張導体層の厚みが前記Cu導体層2aの厚
みの1/3以下であることが望ましい。
On the other hand, the thickness of the low thermal expansion conductor layer 2b is Cu
In order to effectively exert the effect of suppressing the thermal expansion of the conductor layer 2a, it is important that the thickness is 1/20 or more of the thickness of the Cu conductor layer 2a. When the thickness is smaller than 1/20,
Even if the low thermal expansion conductor layer 2b is formed, the thermal expansion of the Cu conductor layer 2a cannot be suppressed, the thermal expansion of the entire laminate cannot be brought close to the insulating substrate, and cracks and peeling can be prevented. It will be difficult. On the other hand, the thickness of the low thermal expansion conductor layer is desirably not more than 1/3 of the thickness of the Cu conductor layer 2a in order not to hinder the low resistance and high thermal conductivity of Cu as the characteristics of the entire wiring conductor 2.

【0024】また、このCu導体層2aと低熱膨張導体
層2bとは、拡散接合によって強固に接合されているこ
とが望ましい。これは、ロウ材などの接着材によって両
者を積層すると、ロウ材層が熱抵抗が高く、電気抵抗が
高いために、配線導体の熱的、電気的特性を劣化させて
しまうのに対して、拡散接合すると接合が強固であっ
て、反応層が極めて薄く、電気的、熱的特性の劣化がほ
とんどないなどの点で優れているためである。
It is desirable that the Cu conductor layer 2a and the low thermal expansion conductor layer 2b are firmly joined by diffusion joining. This is because, when both are laminated by an adhesive such as a brazing material, the thermal resistance of the brazing material layer is high and the electrical resistance is high, thereby deteriorating the thermal and electrical characteristics of the wiring conductor. This is because diffusion bonding is excellent in that the bonding is strong, the reaction layer is extremely thin, and there is almost no deterioration in electrical and thermal characteristics.

【0025】また、上記の配線導体は、Cu導体層2a
を中心に配置してその両側に低熱膨張導体層2bを形成
するが、その2つの低熱膨張導体層2bの厚みの差は
0.1mm以下、特に0.05mm以下であることが望
ましい。これは、拡散接合時や配線導体の接合時などに
おける配線導体内の応力のバランスを保ち、配線導体の
変形を防止するためである。 (絶縁基板)また、絶縁基板1としては、一般にセラミ
ック配線基板に適用されるアルミナ(Al23)や窒化
アルミニウム(AlN)、窒化珪素(Si34)等を主
成分とするセラミックスであればいずれにも適用できる
が、高熱伝導性が要求されるパワーモジュール基板では
AlNセラミックスが、多層化した配線基板にはアルミ
ナセラミックスが好適である。 (製法)例えば、アルミナセラミックスからなる絶縁基
板は、アルミナ(Al23)粉末に、シリカ(Si
2)、マグネシア(MgO)、カルシア(CaO)等
の原料粉末に周知の有機性バインダーと有機溶剤、可塑
剤、分散剤等を添加混合して調製した泥漿を、周知のド
クターブレード法やカレンダーロール法等のシート成形
法によりセラミックグリーンシートを作成する。そし
て、適宜、このグリーンシートにビアホールを形成後、
導体ペーストを充填したり、グリーンシート表面に導体
ペーストをメタライズ配線パターンにスクリーン印刷し
た後、それらを複数枚積層し、約1500〜1700℃
の温度で焼成することにより得られる。
The above-mentioned wiring conductor is made of a Cu conductor layer 2a.
And the low thermal expansion conductor layers 2b are formed on both sides thereof, and the difference in thickness between the two low thermal expansion conductor layers 2b is desirably 0.1 mm or less, particularly 0.05 mm or less. This is to maintain the balance of stress in the wiring conductor at the time of diffusion bonding or bonding of the wiring conductor, and to prevent deformation of the wiring conductor. (Insulating Substrate) The insulating substrate 1 is made of a ceramic mainly composed of alumina (Al 2 O 3 ), aluminum nitride (AlN), silicon nitride (Si 3 N 4 ) or the like generally applied to a ceramic wiring substrate. As long as it is applicable to any of them, AlN ceramics are suitable for a power module substrate requiring high thermal conductivity, and alumina ceramics are suitable for a multilayered wiring substrate. (Manufacturing method) For example, an insulating substrate made of alumina ceramic is obtained by adding silica (Si) to alumina (Al 2 O 3 ) powder.
O 2), magnesia (MgO), calcia (CaO) raw material powder to a known organic binder and an organic solvent such as, plasticizers, a slip prepared by adding and mixing dispersant, a well-known doctor blade method or calendar A ceramic green sheet is prepared by a sheet forming method such as a roll method. Then, as appropriate, after forming a via hole in this green sheet,
After filling the conductor paste or screen-printing the conductor paste on the surface of the green sheet on a metallized wiring pattern, a plurality of them are laminated, and about 1500 to 1700 ° C.
By sintering at a temperature of

【0026】AlNセラミックスを絶縁基板とする場合
には、AlN粉末に、Y23などの周期律表第3a族酸
化物、CaOなどのアルカリ土類金属酸化物などの焼結
助剤を添加し、上記と同様にして調製した泥漿を用いて
グリーンシートを作成し、適宜ビアホール導体やメタラ
イズ配線パターンを形成し、1600〜1850℃で焼
成することにより得られる。
When AlN ceramics is used as the insulating substrate, a sintering aid such as an oxide of Group 3a of the periodic table such as Y 2 O 3 or an alkaline earth metal oxide such as CaO is added to the AlN powder. Then, a green sheet is prepared using the slurry prepared in the same manner as described above, and a via-hole conductor or a metallized wiring pattern is appropriately formed, followed by firing at 1600 to 1850 ° C.

【0027】また、窒化珪素セラミックスを絶縁基板と
する場合には、Si34粉末に、Y 23などの周期律表
第3a族酸化物、MgOなどのアルカリ土類金属酸化
物、Al23、SiO2などの焼結助剤を添加し、この
混合物をプレス成形、あるいは上記と同様にして調製し
た泥漿を用いてグリーンシートを作製し、適宜ビアホー
ル導体やメタライズ配線パターンを形成し、1600〜
1950℃で焼成することにより得られる。
Further, the silicon nitride ceramic is used as an insulating substrate.
If you doThreeNFourY to powder TwoOThreePeriodic table such as
Oxidation of alkaline earth metals such as Group 3a oxide and MgO
Object, AlTwoOThree, SiOTwoAdd a sintering aid such as
Press the mixture or prepare it as described above.
Make green sheets using the sludge
Metal conductors and metallized wiring patterns.
It is obtained by firing at 1950 ° C.

【0028】なお、上記の製造過程でメタライズ配線層
やビアホール導体に充填される導体としては、タングス
テン(W)、モリブデン(Mo)、レニウム(Re)、
コバルト(Co)の群から選ばれる少なくとも1種の高
融点金属を主成分とするものが挙げられ、特に絶縁基板
との熱膨張率の整合性及びコストの点からはW,Moが
好適である。また、ビアホール導体は、基板の表面に実
装されたパワーMOSFET等の発熱性の電子部品から
発生した熱を基板裏面に伝達する効果も奏することがで
きる。
The conductors to be filled in the metallized wiring layers and via-hole conductors in the above manufacturing process include tungsten (W), molybdenum (Mo), rhenium (Re),
Examples include those containing at least one high melting point metal selected from the group of cobalt (Co) as a main component. In particular, W and Mo are preferable from the viewpoints of matching of thermal expansion coefficient with an insulating substrate and cost. . The via-hole conductor can also have an effect of transmitting heat generated from a heat-generating electronic component such as a power MOSFET mounted on the front surface of the substrate to the rear surface of the substrate.

【0029】特に、熱伝達性を目的として、絶縁基板の
内部に熱放散性を目的として上記のビアホール導体の形
成方法と同様な方法によって、発熱性の電子部品を搭載
する部分にサーマルビアを兼用したビアホール導体を多
数設けることも可能である。なお、本発明における基板
表面の配線導体は、例えば、カーボン治具に所定の厚み
のCu板を2枚の所定の厚みの低熱膨張導体板で挟むよ
うに重ねた後、約1100℃の温度でCuを溶融させる
ことによってCu板と低熱膨張導体板とを拡散接合する
ことができる。また、他の方法としては、プレス金型内
に低熱膨張導体粉末を所定の厚みになるように充填し、
次にCu粉末またはCu板をその上に重ねるように充填
し、さらにその上に同様の低熱膨張導体粉末を充填した
後、100MPa以上でプレス成形し、約1050℃前
後の還元雰囲気で焼成することによって作製することが
できる。
In particular, for the purpose of heat transfer, a thermal via is also used for a portion on which a heat-generating electronic component is mounted by a method similar to the above-described method of forming a via-hole conductor for the purpose of dissipating heat inside an insulating substrate. It is also possible to provide a large number of via-hole conductors. The wiring conductor on the substrate surface in the present invention is, for example, a copper jig sandwiched between two Cu plates of a predetermined thickness sandwiched between two low thermal expansion conductor plates of a predetermined thickness, at a temperature of about 1100 ℃ By melting Cu, the Cu plate and the low thermal expansion conductor plate can be diffusion bonded. Further, as another method, a low-thermal-expansion conductor powder is filled into a press mold so as to have a predetermined thickness,
Next, a Cu powder or a Cu plate is filled thereon so as to be stacked thereon, and then a similar low thermal expansion conductor powder is further filled thereon, and then pressed at 100 MPa or more, and fired in a reducing atmosphere at about 1050 ° C. Can be produced.

【0030】このようにして作製した積層体を上記セラ
ミック絶縁基板の表面に、直接またはメタライズ配線層
上に、Tiなどの活性金属を有するロウ材によって接合
することによって絶縁基板表面に配線導体を形成するこ
とができる。
The laminate thus produced is joined to the surface of the ceramic insulating substrate directly or on the metallized wiring layer with a brazing material having an active metal such as Ti to form a wiring conductor on the surface of the insulating substrate. can do.

【0031】また、この表面配線導体2の表面にパワー
MOSFETなどの電子部品を実装する場合、半田によ
って実装するが、半田との濡れ性を改善するために、配
線導体の表面にNiやCuなどの金属層を1〜3μmの
厚みでメッキ処理を施すことが望ましい。
When an electronic component such as a power MOSFET is mounted on the surface of the surface wiring conductor 2, it is mounted by soldering. In order to improve the wettability with the solder, the surface of the wiring conductor is made of Ni or Cu. It is desirable to apply a plating process to the metal layer having a thickness of 1 to 3 μm.

【0032】[0032]

【実施例】次に、以下のようにして本発明の配線基板を
評価した。なお、評価にあたっては、絶縁基板としてA
lNセラミックスを用いて作製した。
Next, the wiring board of the present invention was evaluated as follows. In the evaluation, A was used as the insulating substrate.
It was produced using 1N ceramics.

【0033】まず、AlN粉末に、CaO0.5重量
%、Y235重量%を添加したAlN粉末組成物にアク
リル系の有機性バインダーと可塑剤、溶剤を添加混合し
て泥漿を調整し、該泥漿をドクターブレード法により厚
さ約300μmのシート状に成形した。このセラミック
グリーンシートを複数枚積層後、1750℃で焼成し、
幅20mm×長さ60mm×厚さ1mmの絶縁基板を作
製した。
First, an AlN powder composition containing 0.5% by weight of CaO and 5% by weight of Y 2 O 3 was added to an AlN powder, and an acrylic organic binder, a plasticizer and a solvent were added and mixed to prepare a slurry. The slurry was formed into a sheet having a thickness of about 300 μm by a doctor blade method. After laminating a plurality of the ceramic green sheets, firing at 1750 ° C.
An insulating substrate having a width of 20 mm, a length of 60 mm and a thickness of 1 mm was produced.

【0034】次に、配線導体を作製した。所定の厚みの
Cu導体板と、表1,2の種々の金属からなる2枚の低
熱膨張導体板で挟み積層し、1100℃、1.0kg/
cm 2の圧力を印加して拡散接合し、Cu導体層、低熱
膨張導体層の厚みがそれぞれ表1の配線導体用の積層体
を作製した。
Next, a wiring conductor was manufactured. Of a given thickness
A copper conductor plate and two low-conducting plates made of various metals shown in Tables 1 and 2
Laminated sandwiched between thermal expansion conductor plates, 1100 ° C, 1.0kg /
cm TwoPressure, diffusion bonding, Cu conductor layer, low heat
Laminates for wiring conductors whose expansion conductor layers have thicknesses of Table 1
Was prepared.

【0035】また、低熱膨張導体層がCu/W、または
Cu/Moの場合には、所定の組成からなるCuとWま
たはMoの混合粉末と、Cu粉末とを用いて、金型プレ
ス内に所定の厚みの3層構造となるように積層充填し1
ton/cm2で成形後、1100℃で熱処理した。
When the low thermal expansion conductor layer is made of Cu / W or Cu / Mo, a mixed powder of Cu and W or Mo having a predetermined composition and a Cu powder are used to form a mold in a mold press. Laminated and filled to form a three-layer structure of a predetermined thickness.
After molding at ton / cm 2 , heat treatment was performed at 1100 ° C.

【0036】この3層積層配線導体を幅15mm×長さ
50mmに加工後、AgCuTiろうを用いて前記Al
N基板表面に850℃で加熱接合して配線導体を有する
配線基板を形成した。
After processing this three-layer laminated wiring conductor to a width of 15 mm and a length of 50 mm, the above-described Al
The wiring substrate having the wiring conductor was formed by heating and bonding at 850 ° C. to the surface of the N substrate.

【0037】その後、この配線導体の表面に厚み3〜4
μmの無電解Niめっきを施した後、組成Pb60%−
Sn40%の半田リボンを用いて10mm角のSiチッ
プを配線導体上に実装した。
Thereafter, a thickness of 3 to 4 is applied to the surface of the wiring conductor.
The composition Pb 60%-
Using a 40% Sn solder ribbon, a 10 mm square Si chip was mounted on the wiring conductor.

【0038】こうしてSiチップを搭載した配線基板に
ついて、配線導体の絶縁基板への接合直後、並びに−4
0〜125℃の温度サイクル試験500サイクルまでの
各100サイクル毎に、絶縁基板と配線導体との接合
部、Siチップの半田接合部において、配線導体の剥離
やクラックの発生をマイクロスコープ(25〜200
倍)で観察した。結果を表1、表2に示す。
With respect to the wiring board on which the Si chip is mounted, immediately after joining the wiring conductor to the insulating substrate, and
At every 100 cycles up to 500 cycles of the temperature cycle test of 0 to 125 ° C., the peeling of the wiring conductor and the occurrence of cracks at the joint between the insulating substrate and the wiring conductor and the solder joint of the Si chip were measured with a microscope (25 to 200
Times). The results are shown in Tables 1 and 2.

【0039】[0039]

【表1】 [Table 1]

【0040】[0040]

【表2】 [Table 2]

【0041】配線導体をCu導体層単味で形成した試料
No.1および低熱膨張導体層を形成しても、その厚み
がCu導体層の厚みの1/20よりも薄い試料No.1
0では、ロウ付け後、導体層と基板の接合面からの剥離
や、配線導体端部近傍の絶縁基板にクラックが発生し
た。
Sample No. 1 in which the wiring conductor was formed of a single Cu conductor layer. Sample No. 1 and the low thermal expansion conductor layer were formed, but their thickness was smaller than 1/20 of the thickness of the Cu conductor layer. 1
In the case of No. 0, after brazing, peeling from the joint surface between the conductor layer and the substrate and cracks occurred in the insulating substrate near the end of the wiring conductor.

【0042】なお、片方のみに低熱膨張導体層を積層し
て、上記と同様にして積層体を作製したが、積層体の変
形が大きく、配線導体として使用できるものではなかっ
た。
A laminated body was produced in the same manner as described above by laminating a low thermal expansion conductor layer on only one of the layers. However, the laminated body was greatly deformed and could not be used as a wiring conductor.

【0043】また半田接合部においても本請求範囲外で
ある導体層を形成していないもの(試料No1)や、導
体層が薄いもの(試料No.2,6,10,11,1
4,18,22,23,26,30,34,35)は4
00サイクルまでに絶縁基板と配線導体との接合部近傍
にクラックが確認され、また半田接合部おいても500
サイクルで剥離が観察された。
In the solder joints, those having no conductor layer outside the scope of the present invention (Sample No. 1) and those having a thin conductor layer (Sample Nos. 2, 6, 10, 11, 1 and 2) were also used.
4, 18, 22, 23, 26, 30, 34, 35) is 4
Cracks were confirmed near the joint between the insulating substrate and the wiring conductor by 00 cycles, and 500
Peeling was observed on the cycle.

【0044】さらに低熱膨張導体層の熱膨張係数が11
×10-6/℃よりも大きいもの(試料No.38〜4
9)では、Cu導体層の厚みが厚くなると、Cu導体層
の熱膨張を抑制することができず500サイクルまでに
絶縁基板や半田部にクラックや剥離が確認された。
Further, the low thermal expansion conductor layer has a thermal expansion coefficient of 11
More than × 10 -6 / ° C (Sample Nos. 38 to 4)
In 9), when the thickness of the Cu conductor layer was increased, thermal expansion of the Cu conductor layer could not be suppressed, and cracks and peeling were confirmed in the insulating substrate and the solder portion by 500 cycles.

【0045】これに対して、本発明の試料は、500サ
イクルにおいても配線導体と絶縁基板接合部、半田接合
部で剥離,クラックの発生は見られず、信頼性が高い配
線基板であることが確認された。
On the other hand, in the sample of the present invention, no peeling or cracking was observed at the junction between the wiring conductor and the insulating substrate or at the solder junction even after 500 cycles, and it was a highly reliable wiring substrate. confirmed.

【0046】[0046]

【発明の効果】以上詳述した通り、本発明の配線基板に
よれば、Cu又はCuを主成分とする厚さ0.2mm以
上の配線導体の電子部品実装面側と、絶縁基板への接合
面側に、所定の低熱膨張導体層を形成することによっ
て、低熱膨張導体層によって配線導体の熱膨張係数を小
さくすることができ、絶縁基板と配線導体全体との熱膨
張差を小さくすることができる結果、熱膨張係数の相違
に起因して発生する熱応力を吸収緩和し、クラックや剥
離の発生を抑制し、低抵抗で且つ熱伝導性が良好な高信
頼性の配線基板を得ることができる。
As described in detail above, according to the wiring board of the present invention, the bonding between the electronic component mounting surface side of Cu or a wiring conductor having a thickness of 0.2 mm or more containing Cu as a main component and the insulating substrate is performed. By forming a predetermined low thermal expansion conductor layer on the surface side, the thermal expansion coefficient of the wiring conductor can be reduced by the low thermal expansion conductor layer, and the difference in thermal expansion between the insulating substrate and the entire wiring conductor can be reduced. As a result, it is possible to absorb and alleviate the thermal stress generated due to the difference in thermal expansion coefficient, suppress the occurrence of cracks and peeling, and obtain a highly reliable wiring board with low resistance and good thermal conductivity. it can.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の配線基板の一実施例を示す多層配線基
板の概略断面図である。
FIG. 1 is a schematic sectional view of a multilayer wiring board showing one embodiment of a wiring board of the present invention.

【図2】図1の配線導体と電子部品との実装部の要部拡
大図である。
FIG. 2 is an enlarged view of a main part of a mounting portion of the wiring conductor and the electronic component of FIG. 1;

【符号の説明】[Explanation of symbols]

1 絶縁基板 2 配線導体 2a Cu導体層 2b 低熱膨張導体層 3,4 メタライズ配線層 5 ビアホール導体 6 電子部品 7 半田層 DESCRIPTION OF SYMBOLS 1 Insulating board 2 Wiring conductor 2a Cu conductor layer 2b Low thermal expansion conductor layer 3, 4 Metallized wiring layer 5 Via hole conductor 6 Electronic component 7 Solder layer

Claims (6)

【特許請求の範囲】[Claims] 【請求項1】セラミック絶縁基板の表面に配線導体を接
合してなり、該配線導体上に電子部品が実装される配線
基板であって、前記配線導体が、厚さ0.2mm以上の
Cu導体層と、該Cu導体層の電子部品実装面側および
前記絶縁基板への接合面側に、25℃〜100℃の線熱
膨張係数が11×10-6/℃以下の金属からなり、且つ
前記Cu導体層の厚みの1/20以上の厚みを有する低
熱膨張導体層を積層した積層体からなることを特徴とす
る配線基板。
1. A wiring board in which a wiring conductor is joined to a surface of a ceramic insulating substrate, and an electronic component is mounted on the wiring conductor, wherein the wiring conductor is a Cu conductor having a thickness of 0.2 mm or more. A layer and a metal having a linear thermal expansion coefficient of 11 × 10 −6 / ° C. or less at 25 ° C. to 100 ° C. on the electronic component mounting surface side and the bonding surface side of the Cu conductor layer on the insulating substrate; A wiring board comprising a laminate in which a low thermal expansion conductor layer having a thickness of 1/20 or more of the thickness of the Cu conductor layer is laminated.
【請求項2】前記低熱膨張導体層の厚みが前記Cu導体
層の厚みの1/3以下であることを特徴とする請求項1
記載の配線基板。
2. The method according to claim 1, wherein the thickness of the low thermal expansion conductor layer is one third or less of the thickness of the Cu conductor layer.
The wiring board as described.
【請求項3】前記Cu導体層と前記低熱膨張導体層と
が、拡散接合されたものである請求項1記載の配線基
板。
3. The wiring board according to claim 1, wherein the Cu conductor layer and the low thermal expansion conductor layer are diffusion-bonded.
【請求項4】前記電子部品実装面側および前記絶縁基板
への接合面側の低熱膨張導体層の厚みの差が0.1mm
以下であることを特徴とする請求項4記載の配線基板。
4. The thickness difference between the low thermal expansion conductor layer on the electronic component mounting surface side and the thickness of the low thermal expansion conductor layer on the bonding surface side to the insulating substrate is 0.1 mm.
The wiring board according to claim 4, wherein:
【請求項5】前記低熱膨張導体層が、MoまたはWを含
有することを特徴とする請求項1記載の配線基板。
5. The wiring board according to claim 1, wherein said low thermal expansion conductor layer contains Mo or W.
【請求項6】前記セラミック絶縁基板が、Al23、A
lN、Si34のうちの少なくとも1種を主成分とする
セラミックスからなることを特徴とする請求項1記載の
配線基板。
6. A method according to claim 1, wherein said ceramic insulating substrate is made of Al 2 O 3 , A
2. The wiring board according to claim 1, wherein the wiring board is made of a ceramic mainly containing at least one of 1N and Si 3 N 4 .
JP36502099A 1999-12-22 1999-12-22 Wiring board Pending JP2001185825A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP36502099A JP2001185825A (en) 1999-12-22 1999-12-22 Wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP36502099A JP2001185825A (en) 1999-12-22 1999-12-22 Wiring board

Publications (1)

Publication Number Publication Date
JP2001185825A true JP2001185825A (en) 2001-07-06

Family

ID=18483239

Family Applications (1)

Application Number Title Priority Date Filing Date
JP36502099A Pending JP2001185825A (en) 1999-12-22 1999-12-22 Wiring board

Country Status (1)

Country Link
JP (1) JP2001185825A (en)

Similar Documents

Publication Publication Date Title
CN110730574A (en) Double-sided circuit non-oxide ceramic substrate and method for producing same
JPH06296084A (en) Thermal conductor of high conductivity, wiring board provided therewith and manufacture thereof
JP4959079B2 (en) Package for storing semiconductor elements
JP4467659B2 (en) Ceramic circuit board
JPH0727995B2 (en) Ceramic wiring board
JPH022836B2 (en)
JP3610247B2 (en) Wiring board
JPH11103141A (en) Wiring board
JP2013149912A (en) Wiring board and electronic apparatus
JP3668083B2 (en) Ceramic wiring board
JP2000340716A (en) Wiring substrate
JP2001185825A (en) Wiring board
JP2002134885A (en) Circuit board, manufacturing method thereof, electronic device mounting body, and green sheet
JP2000312057A (en) Wiring substrate and manufacture thereof
JP2000086368A (en) Nitride ceramic substrate
JP3561197B2 (en) Wiring board
JP2703426B2 (en) Circuit board
JP2002043481A (en) Ceramic module and its manufacturing method
JP2001185838A (en) Ceramic wiring board
JP2005252121A (en) Package for storing semiconductor element and method for manufacturing the same
JP2005101415A (en) Ceramic circuit board and method for manufacturing the same
JP2002076213A (en) Semiconductor device module
JP2006199584A (en) Method for producing ceramic circuit board
JP2000164996A (en) Ceramic wiring board
JP2004134703A (en) Circuit board with terminal

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20040525

A02 Decision of refusal

Effective date: 20041102

Free format text: JAPANESE INTERMEDIATE CODE: A02