JP2001035922A - 半導体集積回路 - Google Patents

半導体集積回路

Info

Publication number
JP2001035922A
JP2001035922A JP11203208A JP20320899A JP2001035922A JP 2001035922 A JP2001035922 A JP 2001035922A JP 11203208 A JP11203208 A JP 11203208A JP 20320899 A JP20320899 A JP 20320899A JP 2001035922 A JP2001035922 A JP 2001035922A
Authority
JP
Japan
Prior art keywords
wiring
terminal
circuit
metal
semiconductor integrated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP11203208A
Other languages
English (en)
Japanese (ja)
Other versions
JP2001035922A5 (zh
Inventor
Makoto Mizuno
真 水野
Eita Kinoshita
英太 木下
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
JFE Steel Corp
Original Assignee
Kawasaki Steel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kawasaki Steel Corp filed Critical Kawasaki Steel Corp
Priority to JP11203208A priority Critical patent/JP2001035922A/ja
Priority to US09/613,769 priority patent/US6525350B1/en
Priority claimed from US09/613,769 external-priority patent/US6525350B1/en
Publication of JP2001035922A publication Critical patent/JP2001035922A/ja
Publication of JP2001035922A5 publication Critical patent/JP2001035922A5/ja
Pending legal-status Critical Current

Links

JP11203208A 1999-07-16 1999-07-16 半導体集積回路 Pending JP2001035922A (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP11203208A JP2001035922A (ja) 1999-07-16 1999-07-16 半導体集積回路
US09/613,769 US6525350B1 (en) 1999-07-16 2000-07-11 Semiconductor integrated circuit basic cell semiconductor integrated circuit using the same

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP11203208A JP2001035922A (ja) 1999-07-16 1999-07-16 半導体集積回路
US09/613,769 US6525350B1 (en) 1999-07-16 2000-07-11 Semiconductor integrated circuit basic cell semiconductor integrated circuit using the same

Publications (2)

Publication Number Publication Date
JP2001035922A true JP2001035922A (ja) 2001-02-09
JP2001035922A5 JP2001035922A5 (zh) 2006-08-31

Family

ID=26513797

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11203208A Pending JP2001035922A (ja) 1999-07-16 1999-07-16 半導体集積回路

Country Status (1)

Country Link
JP (1) JP2001035922A (zh)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005197428A (ja) * 2004-01-07 2005-07-21 Toshiba Microelectronics Corp 半導体集積回路
WO2012053125A1 (ja) * 2010-10-21 2012-04-26 パナソニック株式会社 半導体装置
US20210286927A1 (en) * 2018-10-31 2021-09-16 Taiwan Semiconductor Manufacturing Company, Ltd. Pin access hybrid cell height design
JP7449697B2 (ja) 2019-02-06 2024-03-14 ローム株式会社 半導体集積回路装置

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005197428A (ja) * 2004-01-07 2005-07-21 Toshiba Microelectronics Corp 半導体集積回路
WO2012053125A1 (ja) * 2010-10-21 2012-04-26 パナソニック株式会社 半導体装置
CN102884617A (zh) * 2010-10-21 2013-01-16 松下电器产业株式会社 半导体装置
JP5655086B2 (ja) * 2010-10-21 2015-01-14 パナソニック株式会社 半導体装置
US20210286927A1 (en) * 2018-10-31 2021-09-16 Taiwan Semiconductor Manufacturing Company, Ltd. Pin access hybrid cell height design
US11768991B2 (en) * 2018-10-31 2023-09-26 Taiwan Semiconductor Manufacturing Company, Ltd. Pin access hybrid cell height design
JP7449697B2 (ja) 2019-02-06 2024-03-14 ローム株式会社 半導体集積回路装置

Similar Documents

Publication Publication Date Title
US6525350B1 (en) Semiconductor integrated circuit basic cell semiconductor integrated circuit using the same
JP3179800B2 (ja) 半導体集積回路装置
US6938226B2 (en) 7-tracks standard cell library
US8533641B2 (en) Gate array architecture with multiple programmable regions
US20150048425A1 (en) Gate array architecture with multiple programmable regions
JP2001127161A (ja) 集積回路
JPS6114734A (ja) 半導体集積回路装置及びその製造方法
US8788984B2 (en) Gate array architecture with multiple programmable regions
US6600341B2 (en) Integrated circuit and associated design method using spare gate islands
US7893518B2 (en) Method for generating a layout, use of a transistor layout, and semiconductor circuit
JPH0480538B2 (zh)
JP2001035922A (ja) 半導体集積回路
TW202349251A (zh) 積體電路系統及積體電路的設計方法
JP2001036050A (ja) 半導体集積回路用の基本セル
US6781170B2 (en) Integrated circuit base transistor structure and associated programmable cell library
JPS6074647A (ja) 半導体集積回路装置
EP1009031B1 (en) Semiconductor integrated circuit device and method of producing the same
JPH073863B2 (ja) 半導体集積回路
JP2000223575A (ja) 半導体装置の設計方法、半導体装置および半導体装置の製造方法
WO2023127385A1 (ja) 半導体集積回路装置
JPS59163836A (ja) 半導体集積回路
JPH04280471A (ja) マスタースライス方式の半導体集積回路装置
JP6836137B2 (ja) 半導体装置及びそのレイアウト設計方法
JP2002134720A (ja) 半導体装置
JPH0230163A (ja) マスタスライス型半導体集積回路装置およびその製造方法

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060714

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20060714

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090901

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20090903

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20100105