JP2000277876A - Semiconductor device and method and apparatus for manufacturing the same - Google Patents

Semiconductor device and method and apparatus for manufacturing the same

Info

Publication number
JP2000277876A
JP2000277876A JP11081505A JP8150599A JP2000277876A JP 2000277876 A JP2000277876 A JP 2000277876A JP 11081505 A JP11081505 A JP 11081505A JP 8150599 A JP8150599 A JP 8150599A JP 2000277876 A JP2000277876 A JP 2000277876A
Authority
JP
Japan
Prior art keywords
main surface
protrusion
metal pattern
ring
base plate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP11081505A
Other languages
Japanese (ja)
Other versions
JP4154793B2 (en
Inventor
Hiroshi Nishibori
弘 西堀
Toshiaki Shinohara
利彰 篠原
Hironobu Nagata
広信 永田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Semiconductor Engineering Corp
Mitsubishi Electric Corp
Original Assignee
Renesas Semiconductor Engineering Corp
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Semiconductor Engineering Corp, Mitsubishi Electric Corp filed Critical Renesas Semiconductor Engineering Corp
Priority to JP08150599A priority Critical patent/JP4154793B2/en
Publication of JP2000277876A publication Critical patent/JP2000277876A/en
Application granted granted Critical
Publication of JP4154793B2 publication Critical patent/JP4154793B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation

Abstract

PROBLEM TO BE SOLVED: To obtain provide a high reliability semiconductor device and a method and apparatus for manufacturing the same, wherein solder crack resistance is improved by making uniform the solder layer thickness of a semiconductor substrate, having a metal base plate and an insulation plate soldered to the base plate. SOLUTION: Annular flat protrusions 1c, having the same projection height h and each having an annular flat face 1d at the top end, are formed on a main surface 1a of a metal base plate 1, a front and back metal patterns 2a, 2c are formed in one body respectively on the main front and back surfaces of an insulation plate 2A, an insulation plate 2 with a semiconductor element 3 mounted on the front metal pattern 2a is laid on the protrusions 1c, and the gap between the main surface 1a and the back metal pattern 2c is filled with solder 4 to bond them and form a uniform thickness layer of a solder 4.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】この発明は、金属ベース板と
絶縁基板との半田接合面に複数の突起を形成することに
より、所定厚さの半田層を形成した半導体装置及びその
製造方法並びに製造装置に関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a semiconductor device having a solder layer of a predetermined thickness formed by forming a plurality of projections on a solder joint surface between a metal base plate and an insulating substrate, and a method and apparatus for manufacturing the same. It is about.

【0002】[0002]

【従来の技術】図6は従来の半導体装置としてのパワー
モジュールの主要部を構成する絶縁基板部を示す図であ
り、図6Aはその平面図、図6Bは断面図である。ま
た、図7は図6に示した絶縁基板を用いた従来のパワー
モジュールを示す断面図である。図6において、1は金
属ベース板、2は金属ベース板1の一方の主面1aに載
置され、半田付けされた絶縁基板であり、セラミック製
の絶縁板2Aと、その表主面に備えた表金属パターン2
a、2bと、裏主面に備えた裏金属パターン2cとによ
り構成され、裏金属パターン2cと主面1aとが半田4
で接合されていると共に、表金属パターン2aに半導体
素子3が載置され、半田4Aで接合されている。
2. Description of the Related Art FIG. 6 is a view showing an insulating substrate part constituting a main part of a power module as a conventional semiconductor device, FIG. 6A is a plan view thereof, and FIG. 6B is a sectional view. FIG. 7 is a sectional view showing a conventional power module using the insulating substrate shown in FIG. In FIG. 6, reference numeral 1 denotes a metal base plate, and 2 denotes an insulating substrate mounted on one main surface 1a of the metal base plate 1 and soldered, and is provided on a ceramic insulating plate 2A and its front main surface. Surface metal pattern 2
a, 2b and a back metal pattern 2c provided on the back main surface, and the back metal pattern 2c and the main surface 1a are
And the semiconductor element 3 is mounted on the front metal pattern 2a and joined with the solder 4A.

【0003】また、図7に示したパワーモジュールにお
いて、5は樹脂ケース、6は樹脂ケース5にインサート
された外部接続用の電極端子であり、電極端子6におけ
る樹脂ケース5の内側に露出した端部6aが半田7で絶
縁基板2の表金属パターン2bに半田付けされると共
に、金属ベース板1の端縁1bが樹脂ケース5の開口端
に嵌合され、接着剤8で接着されている。即ち、絶縁基
板2と金属ベース板1との半田付け工程の後工程におい
て、樹脂ケース5が接着剤8で金属ベース板1に接合さ
れる際に、端部6aも半田4より融点の低い半田7で表
金属パターン2bに半田接合される。
In the power module shown in FIG. 7, reference numeral 5 denotes a resin case, 6 denotes an electrode terminal for external connection inserted into the resin case 5, and an end of the electrode terminal 6 exposed inside the resin case 5. The portion 6 a is soldered to the front metal pattern 2 b of the insulating substrate 2 with solder 7, and the edge 1 b of the metal base plate 1 is fitted to the open end of the resin case 5 and adhered by the adhesive 8. That is, when the resin case 5 is bonded to the metal base plate 1 with the adhesive 8 in a post-process of soldering the insulating substrate 2 and the metal base plate 1, the end 6 a also has a lower melting point than the solder 4. At 7, it is soldered to the front metal pattern 2 b.

【0004】従来の半導体装置においては、金属ベース
板1の主面1aと絶縁基板2の裏金属パターン2cとを
半田4で接合するに際して、絶縁基板2の面内重量アン
バランス、前記接合のための接合装置(図示せず)の水
平度、主面1a及び裏金属パターン2cの半田濡れ性の
バラツキ等により、図6Bに示すごとく、半田4の厚み
が不均一の状態で、即ち、金属ベース板1の主面1aに
対して絶縁基板2が傾いた状態で、絶縁基板2が主面1
aに接合されることがあった。
In the conventional semiconductor device, when the main surface 1a of the metal base plate 1 and the back metal pattern 2c of the insulating substrate 2 are joined with the solder 4, the in-plane weight imbalance of the insulating substrate 2 is reduced. 6B, the thickness of the solder 4 is not uniform as shown in FIG. 6B due to the horizontality of the joining device (not shown), the unevenness of the solder wettability of the main surface 1a and the back metal pattern 2c. When the insulating substrate 2 is inclined with respect to the main surface 1a of the plate 1, the insulating substrate 2 is
a.

【0005】また、半田4の層厚が均一に形成できたと
しても、後工程で、電極端子6の端部6aを表金属パタ
ーン2bに半田7を用いて半田付けする際に、この半田
付けが加温環境にて行われるために、絶縁基板2と金属
ベース板1とを既に接合している半田4が再溶融若しく
は再軟化した状態となり、この状態で、電極端子6の一
方の端部6aによる押圧力で絶縁基板2が押圧され、図
7に示すごとく、端部6aで押圧された側の半田4の層
厚が半導体素子3を載置された側よりも薄くなると共
に、絶縁基板2の端縁側に半田4のはみ出し部4aが生
じ、絶縁沿面距離不足を招くことがあった。
[0005] Even if the thickness of the solder 4 can be made uniform, when the end 6a of the electrode terminal 6 is soldered to the front metal pattern 2b using the solder 7 in a later step, this soldering is performed. Is performed in a heated environment, so that the solder 4 that has already joined the insulating substrate 2 and the metal base plate 1 is re-melted or re-softened, and in this state, one end of the electrode terminal 6 7A, the insulating substrate 2 is pressed by the pressing force, and as shown in FIG. 7, the thickness of the solder 4 on the side pressed by the end 6a becomes thinner than the side on which the semiconductor element 3 is mounted, and the insulating substrate 2 The protrusion 4a of the solder 4 is formed on the side of the edge of No. 2 and the insulation creepage distance may be insufficient.

【0006】このように、半田4の層厚が不均一な状態
において、半導体素子3がON、OFFのスイッチング
動作を繰返すと、このON、OFF動作に伴なう熱変動
が生じ、金属ベース板1と絶縁基板2との線膨張係数の
差により、半田4に熱応力が繰返し作用し、半田4に生
じた半田クラックが成長することがあった。
As described above, when the semiconductor element 3 repeats the ON / OFF switching operation in a state where the layer thickness of the solder 4 is not uniform, heat fluctuation accompanying the ON / OFF operation occurs, and the metal base plate Due to the difference between the linear expansion coefficients of the solder substrate 1 and the insulating substrate 2, thermal stress repeatedly acts on the solder 4, and solder cracks generated in the solder 4 may grow.

【0007】図5は、ヒートサイクル数をパラメータと
した半田厚さと半田クラック長さとの関係を示す図であ
る。図5から明らかのごとく、半田4に熱応力が繰返し
作用すると半田厚さの薄い部分における半田クラックの
成長が大きく、熱放散性の低下を招き、遂には半導体素
子3の特性不良に至る。一方、故意に半田4の層厚を厚
くしても、熱抵抗の増大或いは熱放散性の低下を招く。
FIG. 5 is a diagram showing the relationship between solder thickness and solder crack length using the number of heat cycles as a parameter. As is clear from FIG. 5, when thermal stress repeatedly acts on the solder 4, the growth of solder cracks in a portion having a small thickness of the solder is large, leading to a decrease in heat dissipation, and finally to a poor characteristic of the semiconductor element 3. On the other hand, even if the layer thickness of the solder 4 is intentionally increased, the thermal resistance increases or the heat dissipation decreases.

【0008】図8は、別の従来例の絶縁基板部を示す断
面図である。この従来例では、一定の半田厚さを確保す
べく、金属ベース板1の主面1aに、主面1aよりも突
出した複数の突起1bが形成されており、これらの突起
1bの上に絶縁基板2が載置され、主面1aと裏金属パ
ターン2cとの隙間に半田4を満たした状態で接合され
ている。
FIG. 8 is a cross-sectional view showing another conventional insulating substrate portion. In this conventional example, a plurality of protrusions 1b protruding from the main surface 1a are formed on the main surface 1a of the metal base plate 1 in order to secure a constant solder thickness, and an insulating material is provided on these protrusions 1b. The substrate 2 is placed and joined in a state where the solder 4 is filled in the gap between the main surface 1a and the back metal pattern 2c.

【0009】この従来例では、突起1bの存在により、
半田クラックが発生し易い極端に薄い半田層は発生しな
いが、複数の突起1bの高さを均一にコントロールする
ことが難しく、また、図8に示されたごとく、複数の突
起1bが円錐状の突起であれば、軽い衝突等の外力によ
り突起1bの先端が変形し易くてその突出高さを一定値
に保持困難であり、結果として、複数の突起1bの高さ
のバラツキにより、均一な厚さの半田層が得られ難い。
In this conventional example, due to the presence of the projection 1b,
Although an extremely thin solder layer in which solder cracks are easily generated does not occur, it is difficult to uniformly control the heights of the plurality of protrusions 1b, and as shown in FIG. In the case of a projection, the tip of the projection 1b is easily deformed by an external force such as a slight collision, and it is difficult to maintain the projection height at a constant value. It is difficult to obtain a solder layer.

【0010】さらに、外力により変形し易い突起1bを
備えた金属ベース板1は、半田接合時の基板のズレ修正
や、ボイド排出の為のスクラブ作業がし難い。
Further, the metal base plate 1 having the projection 1b which is easily deformed by an external force is difficult to correct the displacement of the substrate at the time of soldering and to perform a scrub operation for discharging voids.

【0011】[0011]

【発明が解決しようとする課題】従来の半導体装置とし
てのパワーモジュールは、以上のように構成されている
ので、金属ベース板と絶縁基板とを接合する半田層の層
厚が不均一となり易く、薄い半田層の部分においては半
田クラックの熱疲労に伴う成長が著しく、一方、半田厚
さを必要以上に厚くすると放熱性の低下に伴なう特性不
良を生じる等の製品の信頼性低下を招くという問題点が
あった。また、樹脂ケースにインサートされた電極端子
を前記絶縁基板に半田付けするタイプのパワーモジュー
ルにおいては、この半田付けが加温環境にて行われ、前
記絶縁基板と前記金属ベース板とを既に接合している半
田が再溶融若しくは再軟化した状態で前記電極端子の端
部が前記絶縁基板を前記金属ベース板側へ押圧するの
で、押圧された側の前記半田の層厚が薄くなると共に前
記半田が前記絶縁基板の端縁側にはみ出して絶縁沿面距
離不足を招くという問題点があった。
Since the conventional power module as a semiconductor device is configured as described above, the thickness of the solder layer joining the metal base plate and the insulating substrate tends to be non-uniform. In the thin solder layer portion, the growth due to the thermal fatigue of the solder cracks is remarkable, while if the solder thickness is made thicker than necessary, the reliability of the product is reduced, such as poor characteristics due to the decrease in heat dissipation. There was a problem. Further, in a power module of a type in which electrode terminals inserted into a resin case are soldered to the insulating substrate, this soldering is performed in a heated environment, and the insulating substrate and the metal base plate are already joined. Since the end of the electrode terminal presses the insulating substrate toward the metal base plate in a state where the solder that has been re-melted or re-softened, the layer thickness of the solder on the pressed side becomes thinner and the solder becomes thinner. There is a problem in that the insulating substrate protrudes to the edge side of the insulating substrate, resulting in insufficient insulation creepage distance.

【0012】さらに、上記問題点の改善対策として、金
属ベース板の主面に複数の突起を形成し、該突起により
形成された前記金属ベース板と絶縁基板との隙間を半田
で満たし、溶融固化して接合する方法もあるが、前記複
数の突起の高さを均一にコントロールすることが難し
く、前記複数の突起の高さのバラツキにより均一な厚さ
の半田層が得られ難いというの問題点があった。
Further, as a countermeasure for solving the above problem, a plurality of projections are formed on the main surface of the metal base plate, and the gap formed between the metal base plate and the insulating substrate formed by the projections is filled with solder and solidified by melting. However, it is difficult to control the heights of the plurality of protrusions uniformly, and it is difficult to obtain a solder layer having a uniform thickness due to variations in the heights of the plurality of protrusions. was there.

【0013】本発明は、上記のような問題点を解消する
ためになされたものであり、金属ベース板と絶縁基板と
の間を半田で接合した半導体装置における前記半田の層
厚を均一化してヒートサイクルに対する前記半田の耐ク
ラック性を向上させ、高信頼性の半導体装置及びその製
造方法並びに製造装置を得ることを目的とする。
SUMMARY OF THE INVENTION The present invention has been made to solve the above-mentioned problems, and has a uniform thickness of the solder layer in a semiconductor device in which a metal base plate and an insulating substrate are joined by solder. An object of the present invention is to improve the crack resistance of the solder against a heat cycle and obtain a highly reliable semiconductor device, a method of manufacturing the same, and a manufacturing apparatus.

【0014】[0014]

【課題を解決するための手段】第1の発明に係る半導体
装置は、金属ベース板と、絶縁板の表主面に表金属パタ
ーンを、裏主面に裏金属パターンを夫々一体的に形成
し、前記表金属パターンに半導体素子を実装すると共に
前記裏金属パターンを介して前記金属ベース板の主面に
半田付けした絶縁基板とを備え、前記主面における前記
裏金属パターンと対向する複数の所定位置の夫々に、前
記裏金属パターンと当接する突起を形成した半導体装置
において、複数の前記突起が、前記裏金属パターンと当
接する先端部に夫々リング状の平坦面を有し、その高さ
が相互に等しいものである。
According to a first aspect of the present invention, there is provided a semiconductor device in which a front metal pattern is formed integrally on a front main surface of a metal base plate and an insulating plate, and a back metal pattern is formed integrally on a back main surface of an insulating plate. A semiconductor element mounted on the front metal pattern and an insulating substrate soldered to the main surface of the metal base plate via the back metal pattern, and a plurality of predetermined surfaces facing the back metal pattern on the main surface. In the semiconductor device in which the projections in contact with the back metal pattern are formed at each of the positions, the plurality of projections each have a ring-shaped flat surface at a tip end in contact with the back metal pattern, and the height thereof is Are mutually equivalent.

【0015】第2の発明に係る半導体装置は、第1の発
明に係る半導体装置において、リング状の平坦面の外径
が0.5mm以上、3mm以下であるものである。
A semiconductor device according to a second aspect of the present invention is the semiconductor device according to the first aspect, wherein the outer diameter of the ring-shaped flat surface is 0.5 mm or more and 3 mm or less.

【0016】第3の発明に係る半導体装置は、第1又は
第2の発明に係る半導体装置において、金属ベース板の
主面における複数の突起を、絶縁基板を前記主面に載置
した状態における前記複数の突起の裏金属パターンとの
当接位置が前記絶縁基板の周縁より2mm以上、内側に
存在するように配設したものである。
A semiconductor device according to a third aspect of the present invention is the semiconductor device according to the first or second aspect, wherein a plurality of protrusions on the main surface of the metal base plate are formed in a state where an insulating substrate is mounted on the main surface. The plurality of protrusions are disposed so that the contact positions with the back metal pattern are located at least 2 mm inside the peripheral edge of the insulating substrate.

【0017】第4の発明に係る半導体装置の製造装置
は、絶縁板の表主面に半導体素子を実装する表金属パタ
ーンが、裏主面に裏金属パターンが夫々一体的に形成さ
れた絶縁基板を、金属ベース板の主面に形成され、先端
にリング状の第1の平坦面を有しその高さが相互に等し
い複数の突起における前記第1の平坦面に載置し、前記
裏金属パターンと前記主面の間を半田付けする半導体装
置の製造装置において、前記主面を押圧する突起部と、
該突起部の根元周縁に形成した第2の平坦面とを有し、
前記突起部を前記主面に押圧してめり込ませることによ
り前記根元周縁の近傍にてリング状に隆起した前記主面
の隆起高さを前記第2の平坦面で規制して加工する加工
手段とを備えたものである。
According to a fourth aspect of the present invention, there is provided an apparatus for manufacturing a semiconductor device, comprising: a front metal pattern for mounting a semiconductor element on a front main surface of an insulating plate; and a back metal pattern integrally formed on a rear main surface. Is mounted on the first flat surface of a plurality of projections formed on the main surface of the metal base plate and having a ring-shaped first flat surface at the tip and having the same height. In a semiconductor device manufacturing apparatus for soldering between a pattern and the main surface, a protrusion for pressing the main surface,
A second flat surface formed at the base periphery of the projection,
Pressing the protrusions into the main surface to squeeze the main surface and restricting the height of the main surface raised in a ring shape in the vicinity of the root periphery by the second flat surface. Means.

【0018】第5の発明に係る半導体装置の製造装置
は、第4の発明に係る半導体装置の製造装置において、
加工手段が、前記主面に対向配設された対向面を有し、
該対向面を前記主面に当接させ、加工完了となるように
したものである。
According to a fifth aspect of the present invention, in the semiconductor device manufacturing apparatus according to the fourth aspect,
Processing means has an opposing surface disposed opposite to the main surface,
The facing surface is brought into contact with the main surface so that the processing is completed.

【0019】第6の発明に係る半導体装置の製造装置
は、第5の発明に係る半導体装置の製造装置において、
加工手段の突起部における根元周縁をその先端部よりも
大きな略円錐台状に形成したものである。
According to a sixth aspect of the present invention, in the semiconductor device manufacturing apparatus according to the fifth aspect,
The peripheral edge of the root of the projection of the processing means is formed in a substantially truncated cone shape larger than its tip.

【0020】第7の発明に係る半導体装置の製造方法
は、金属ベース板と、絶縁板の表主面に半導体素子を実
装する表金属パターンを、裏主面に裏金属パターンを夫
々一体的に形成した絶縁基板とを準備する工程と、前記
金属ベース板の主面に、先端にリング状の第1の平坦面
を有する突起を形成加工する工程と、前記突起に前記裏
金属パターンを載置し該裏金属パターンを前記主面に半
田付けする工程とからなる半導体装置の製造方法におい
て、前記主面にめり込み前記突起を形成する突起部と、
該突起部の根元全周縁に形成された第2の平坦面とを有
する加工ヘッドにおける前記突起部を前記主面にめり込
ませ前記突起を形成する時に、該突起の先端を前記第2
の平坦面に当て、該突起の先端にリング状の前記第1の
平坦面を形成するようにした方法である。
According to a seventh aspect of the invention, there is provided a method of manufacturing a semiconductor device, wherein a metal base plate, a front metal pattern for mounting a semiconductor element on a front main surface of an insulating plate, and a back metal pattern on a back main surface are integrally formed. A step of preparing the formed insulating substrate; a step of forming a projection having a ring-shaped first flat surface at the tip on the main surface of the metal base plate; and placing the back metal pattern on the projection. And a step of soldering the back metal pattern to the main surface.
When the protrusion is formed in the working head having a second flat surface formed on the entire periphery of the base of the protrusion by forming the protrusion into the main surface, the tip of the protrusion is set to the second position.
And the ring-shaped first flat surface is formed at the tip of the projection.

【0021】第8の発明に係る半導体装置の製造方法
は、金属ベース板と、絶縁板の表主面に半導体素子を実
装する表金属パターンを、裏主面に裏金属パターンを夫
々一体的に形成した絶縁基板とを準備する工程と、前記
金属ベース板の主面に、先端にリング状の第1の平坦面
を有する突起を形成加工する工程と、前記突起に前記裏
金属パターンを載置し該裏金属パターンを前記主面に半
田付けする工程とからなる半導体装置の製造方法におい
て、前記主面にめり込み前記突起を形成する突起部と、
該突起部の根元全周縁に形成された第2の平坦面とを有
する加工ヘッドにおける前記突起部を前記主面にめり込
ませ前記突起を形成する時に、該突起の先端を前記第2
の平坦面に当て、該突起の先端にリング状の第1の平坦
面を形成すると共に、前記第1の平坦面とは別に前記主
面と対向する対向面を前記主面に当接させ、前記めり込
み量を規制する方法である。
According to an eighth aspect of the present invention, in the method of manufacturing a semiconductor device, a metal base plate, a front metal pattern for mounting a semiconductor element on a front main surface of an insulating plate, and a back metal pattern on a back main surface are integrally formed. A step of preparing the formed insulating substrate; a step of forming a projection having a ring-shaped first flat surface at the tip on the main surface of the metal base plate; and placing the back metal pattern on the projection. And a step of soldering the back metal pattern to the main surface.
When the protrusion is formed in the working head having a second flat surface formed on the entire periphery of the base of the protrusion by forming the protrusion into the main surface, the tip of the protrusion is set to the second position.
A flat surface is formed, and a ring-shaped first flat surface is formed at the tip of the projection, and an opposing surface facing the main surface separately from the first flat surface is brought into contact with the main surface, This is a method for regulating the amount of indentation.

【0022】[0022]

【発明の実施の形態】実施の形態1.図1は、この発明
の実施の形態1としての半導体装置であるパワーモジュ
ールの主要部を構成する絶縁基板部を示す断面図であ
り、図1Aはその全体断面図、図1Bは要部断面図であ
り、図2は、図1に示した絶縁基板を用いたパワーモジ
ュールを示す断面図である。なお、図中、従来例と同じ
符号で示されたものは従来例のそれと同一若しくは同等
なものを示す。
DESCRIPTION OF THE PREFERRED EMBODIMENTS Embodiment 1 FIG. 1 is a cross-sectional view showing an insulating substrate part constituting a main part of a power module which is a semiconductor device according to a first embodiment of the present invention. FIG. 1A is an overall cross-sectional view, and FIG. FIG. 2 is a cross-sectional view showing a power module using the insulating substrate shown in FIG. In the drawings, the same reference numerals as those of the conventional example indicate the same or equivalent parts as those of the conventional example.

【0023】図において、1は金属ベース板であり、そ
の主面1aの所定の位置に複数のリング状フラット突起
1cが、即ち、中央部が窪んだリング状の突起で、先端
面にリング状の平坦面を有し、互いに同一高さに形成さ
れた複数の突起が形成されている。2は金属ベース板1
の複数のリング状フラット突起1cに載置された状態
で、金属ベース板1に半田付けされた絶縁基板であり、
セラミック製の絶縁板2Aと、その表主面に備えた表金
属パターン2a、2bと、裏主面に備えた裏金属パター
ン2cとにより構成され、主面1aと裏金属パターン2
cとの間の複数のリング状フラット突起1cで形成され
た隙間が半田4で充填され、半田4の溶融固化により接
合されていると共に、表金属パターン2aに半導体素子
3が載置され、半田4Aで接合されている。
Referring to FIG. 1, reference numeral 1 denotes a metal base plate having a plurality of ring-shaped flat projections 1c at predetermined positions on a main surface 1a, that is, ring-shaped projections having a concave central portion, and a ring-shaped projection on a front end surface. And a plurality of projections formed at the same height as each other. 2 is a metal base plate 1
An insulating substrate soldered to the metal base plate 1 while being mounted on the plurality of ring-shaped flat protrusions 1c;
It comprises a ceramic insulating plate 2A, front metal patterns 2a and 2b provided on the front main surface thereof, and a back metal pattern 2c provided on the back main surface.
c, a gap formed by a plurality of ring-shaped flat protrusions 1c is filled with solder 4 and joined by melting and solidifying the solder 4, and the semiconductor element 3 is placed on the front metal pattern 2a. 4A.

【0024】また、図2に示したパワーモジュールにお
いて、5は樹脂ケース、6は樹脂ケース5にインサート
されて固定された外部接続用の電極端子であり、電極端
子6における樹脂ケース5の内側に露出した端部6aが
半田7で絶縁基板2の表金属パターン2bに半田付けさ
れると共に、金属ベース板1の端縁1bが樹脂ケース5
の開口端に嵌合され、接着剤8で接着されている。即
ち、絶縁基板2と金属ベース板1との半田付け工程の後
工程において、樹脂ケース5が接着剤8で金属ベース板
1に接合される際に、端部6aも半田4より融点の低い
半田7で表金属パターン2bに半田接合される。
In the power module shown in FIG. 2, reference numeral 5 denotes a resin case, and 6 denotes an electrode terminal for external connection inserted and fixed in the resin case 5. The exposed end 6a is soldered to the front metal pattern 2b of the insulating substrate 2 with solder 7, and the edge 1b of the metal base plate 1 is
And is adhered with an adhesive 8. That is, when the resin case 5 is bonded to the metal base plate 1 with the adhesive 8 in a post-process of soldering the insulating substrate 2 and the metal base plate 1, the end 6 a also has a lower melting point than the solder 4. At 7, it is soldered to the front metal pattern 2 b.

【0025】なお、図1に示した実施の形態において
は、金属ベース板1の主面1aに形成された同一高さの
複数のリング状フラット突起1cにて、主面1aと絶縁
基板2の裏金属パターン2cとの間に、その全面にて均
一な幅の隙間が形成されており、主面1aと裏金属パタ
ーン2cとの間を半田4で接合するに際して、絶縁基板
2の面内重量アンバランス、前記接合のための接合装置
(図示せず)の水平度、金属ベース板1及び裏金属パタ
ーン2cの半田濡れ性のバラツキ等があっても、半田4
の厚みを均一に接合できる。
In the embodiment shown in FIG. 1, a plurality of ring-shaped flat protrusions 1c of the same height formed on the main surface 1a of the metal base plate 1 are used to separate the main surface 1a from the insulating substrate 2. A gap having a uniform width is formed on the entire surface between the back metal pattern 2c and the back metal pattern 2c. When the main surface 1a and the back metal pattern 2c are joined with the solder 4, the in-plane weight of the insulating substrate 2 is increased. Even if there is an imbalance, horizontality of the joining device (not shown) for the joining, variation in solder wettability of the metal base plate 1 and the back metal pattern 2c, etc., the solder 4
Can be joined uniformly.

【0026】また、図2に示したパワーモジュールにお
いては、絶縁基板2が同一高さの複数のリング状フラッ
ト突起1cを形成された金属ベース板1に半田4で半田
付けされた後工程において、樹脂ケース5にインサート
された電極端子6の端部6aを表金属パターン2bに半
田7で接合する際に、この半田付けが加温環境にて行わ
れる。そして、半田7は半田4より低融点のものが選定
され、前記加温環境は半田7の融点以上で半田4の融点
よりも低い温度に設定されるが、半田4が半溶融の状態
が生じ易く、絶縁基板2と金属ベース板1とを既に接合
している半田4が再溶融若しくは再軟化した状態とな
り、この状態で、絶縁基板2が電極端子6の端部6aに
よる押圧力で絶縁基板2が押圧され、金属ベース板1側
へ加圧される。
In the power module shown in FIG. 2, after the insulating substrate 2 is soldered to the metal base plate 1 on which a plurality of ring-shaped flat protrusions 1c of the same height are formed by solder 4, When joining the end 6a of the electrode terminal 6 inserted into the resin case 5 to the front metal pattern 2b with the solder 7, this soldering is performed in a heated environment. The solder 7 is selected to have a lower melting point than the solder 4. The heating environment is set to a temperature higher than the melting point of the solder 7 and lower than the melting point of the solder 4. It is easy to re-melt or re-soften the solder 4 that has already joined the insulating substrate 2 and the metal base plate 1. In this state, the insulating substrate 2 is pressed by the end 6 a of the electrode terminal 6 and the insulating substrate 2 is pressed. 2 is pressed and pressed toward the metal base plate 1.

【0027】しかし、絶縁基板2が押圧力を受けても、
複数のリング状フラット突起1cの存在により前記押圧
力はリング状フラット突起1cを介して金属ベース板1
へ伝達されるので、半田4の厚みを均一に形成でき、図
7に示した従来例のごとく、絶縁基板2における端部6
aを当接された側の半田4の層厚が半導体素子3を載置
された側よりも薄くなり、半田4のはみ出し部4aが生
じる等の恐れがなく、絶縁基板2の端縁における絶縁沿
面距離が損なわれることが無いパワーモジュールが得ら
れる。
However, even if the insulating substrate 2 receives the pressing force,
Due to the presence of the plurality of ring-shaped flat protrusions 1c, the pressing force is applied to the metal base plate 1 via the ring-shaped flat protrusions 1c.
As a result, the thickness of the solder 4 can be made uniform, and as in the conventional example shown in FIG.
The layer thickness of the solder 4 on the side where a is abutted becomes thinner than the side on which the semiconductor element 3 is mounted, and there is no danger that the solder 4 protrudes 4a. A power module in which the creepage distance is not impaired is obtained.

【0028】以上のように、実施の形態1としてのパワ
ーモジュールにおいては、金属ベース板1の主面1a
に、複数のリング状フラット突起1c、即ち、リング状
の平坦面を形成すると共に、その突出高さの精度向上を
図り、同一高さに形成したので、複数のリング状フラッ
ト突起1cが外力により変形し難く、その突出高さが所
定値に保持され、半田4の層厚を、裏金属パターン2c
の全面において均一に形成できると共に、この均一な半
田厚さを安定に保持することができ、半導体素子3がO
N、OFFのスイッチング動作を繰返すことに伴って生
じる熱変動により、絶縁基板2と金属ベース板1との線
膨張係数の差に起因する熱応力が半田4に繰返し作用し
ても、半田4に生じた半田クラックが成長する恐れが少
なく、耐クラック性に優れた良好な放熱特性が得られ
る。
As described above, in the power module according to the first embodiment, the main surface 1a of the metal base plate 1 is provided.
In addition, a plurality of ring-shaped flat protrusions 1c, that is, ring-shaped flat surfaces are formed, and the height of the protrusions is improved to improve the accuracy. It is difficult to be deformed, its protruding height is maintained at a predetermined value, and the thickness of the solder 4 is
Can be formed uniformly over the entire surface of the semiconductor device, and the uniform solder thickness can be stably maintained.
Even if thermal stress caused by the difference in the coefficient of linear expansion between the insulating substrate 2 and the metal base plate 1 repeatedly acts on the solder 4 due to the thermal fluctuation caused by repeating the switching operation of N and OFF, the solder 4 The generated solder cracks are less likely to grow, and good heat dissipation characteristics with excellent crack resistance are obtained.

【0029】即ち、図5に示したヒートサイクル数をパ
ラメータとした半田厚さと半田層における半田クラック
長さとの関係より明らかのごとく、前記半田層に熱応力
が繰返し作用すると半田厚さの薄い部分における半田ク
ラックの成長が大きいが、半田厚さが所定値以上であれ
ば、ヒートサイクル数が多くなっても半田クラックの成
長が飽和する傾向にあるので、半田4が均一で適切な半
田厚さのために半田クラックが成長し難く、優れた半田
の均一化に基づく耐クラック性に優れた良好な放熱特性
が得られ、熱抵抗の増大或いは熱放散性の低下を招く等
の半導体素子3の特性不良に至る恐れがない。
That is, as is apparent from the relationship between the solder thickness and the solder crack length in the solder layer using the number of heat cycles as a parameter shown in FIG. 5, when the thermal stress repeatedly acts on the solder layer, the portion where the solder thickness is small is reduced. However, if the solder thickness is not less than a predetermined value, the solder crack growth tends to saturate even if the number of heat cycles increases, so that the solder 4 has a uniform and appropriate solder thickness. Therefore, it is difficult for solder cracks to grow, good heat dissipation characteristics excellent in crack resistance based on excellent uniformity of solder are obtained, and an increase in heat resistance or a decrease in heat dissipation is caused. There is no risk of characteristic failure.

【0030】なお、リング状フラット突起1cは、その
適切な突出高さを、半田4の層厚が実用上悪影響しない
厚さ以上で、熱抵抗の増大に支障がない厚さ以下の範囲
において容易に選定することができ、また、リング状フ
ラット突起1cの先端部のリング状の平坦面1dを鋭利
な角を有しないように形成することにより、絶縁基板2
の裏金属パターン2cに対するなじみ性が良好で、半田
4による接合時において良好なボイド排出性が得られ
る。
The ring-shaped flat projection 1c has an appropriate projection height in a range of not less than a thickness at which the thickness of the solder 4 does not adversely affect the practical use and not more than a thickness which does not hinder an increase in thermal resistance. By forming the ring-shaped flat surface 1d at the tip of the ring-shaped flat projection 1c so as not to have a sharp angle, the insulating substrate 2 can be selected.
Has good conformability to the back metal pattern 2c, and a good void discharge property can be obtained at the time of joining with the solder 4.

【0031】なお、リング状フラット突起1cにおける
リング状の平坦面1dの外径は、0.5mm〜3mm程
度が望ましく、0.5mmより小さい径であれば、リン
グ状の平坦面1dの端縁が鋭利となって、応力集中やボ
イドの原因となり、また、3mmより大きい径であれ
ば、リング状フラット突起1cの形成時に大きな加圧力
を必要とする。
The outer diameter of the ring-shaped flat surface 1d in the ring-shaped flat protrusion 1c is preferably about 0.5 mm to 3 mm, and if the diameter is smaller than 0.5 mm, the edge of the ring-shaped flat surface 1d Becomes sharp, causing stress concentration and voids. If the diameter is larger than 3 mm, a large pressing force is required when the ring-shaped flat protrusion 1c is formed.

【0032】また、金属ベース板1の主面1aにおける
複数のリング状フラット突起1cを、裏金属パターン2
cとの当接位置が絶縁基板2の周縁よりも2mm以上、
内側に位置するように配設した。即ち、主面1aと裏金
属パターン2cの間を満たして溶融固化した半田4の内
部応力は、絶縁基板2の各辺の端縁において、特に角部
において相対的に大きく、また、リング状フラット突起
1cが存在すると必然的にその周縁の半田4に応力が集
中するので、複数のリング状フラット突起1cが絶縁基
板2の周縁近傍にて当接するとリング状フラット突起1
cの周縁における半田4に応力集中が極めて大きなもの
となる。しかし、絶縁基板2の周縁における半田4の応
力集中は、端縁よりも遠ざかるにつれ減衰し、2mm以
上離れると飽和することが実験の結果、確認されている
ので、主面1aにおける複数のリング状フラット突起1
cを、絶縁基板2の各辺の端縁よりも2mm以上、内側
にて当接するように形成することにより、複数のリング
状フラット突起1cの周縁における半田4の過度な応力
集中を防止できる。
The plurality of ring-shaped flat protrusions 1c on the main surface 1a of the metal base plate 1 are
c is 2 mm or more from the peripheral edge of the insulating substrate 2,
It was arranged to be located inside. That is, the internal stress of the solder 4 that has been melted and solidified by filling between the main surface 1a and the back metal pattern 2c is relatively large at the edges of each side of the insulating substrate 2, especially at the corners, and the ring-shaped flat When the projections 1c are present, stress is inevitably concentrated on the solder 4 on the peripheral edge. Therefore, when a plurality of ring-shaped flat projections 1c abut near the peripheral edge of the insulating substrate 2, the ring-shaped flat projections 1c are formed.
The stress concentration on the solder 4 at the periphery of c becomes extremely large. However, as a result of experiments, it has been confirmed by experiments that the stress concentration of the solder 4 at the peripheral edge of the insulating substrate 2 attenuates as the distance from the edge increases, and saturates at a distance of 2 mm or more. Flat protrusion 1
By forming c so as to be in contact with the inner edge of each side of the insulating substrate 2 by 2 mm or more, excessive stress concentration of the solder 4 on the peripheral edge of the plurality of ring-shaped flat protrusions 1c can be prevented.

【0033】実施の形態2.図3は、この発明の実施の
形態2としての半導体装置の製造装置におけるリング状
フラット突起形成冶具を示す断面図、図4は実施の形態
2としてのリング状フラット突起形成冶具を用いて金属
ベース板の主面に複数のリング状フラット突起を形成す
る方法を示す図である。
Embodiment 2 FIG. FIG. 3 is a sectional view showing a ring-shaped flat protrusion forming jig in a semiconductor device manufacturing apparatus according to a second embodiment of the present invention. FIG. 4 is a metal base using the ring-shaped flat protrusion forming jig according to the second embodiment. It is a figure showing the method of forming a plurality of ring-shaped flat projections on the main surface of a board.

【0034】図において、9はリング状フラット突起形
成冶具であり、金属ベース板1の主面1aと対向する対
向面9aを有すると共に、対向面9aの一部に、先端が
対向面9aよりも突出した円錐台状の突起部9bが形成
され、かつ、突起部9bの根元周縁に凹部9dが形成さ
れ、凹部9dの底面に突起部9bの根元周縁を囲むよう
に平坦面9eが形成されている。そして、凹部9dの深
さ、即ち、対向面9aと平坦面9eの間の段差の寸法H
が、主面1aの上に形成されるリング状フラット突起1
cの突出高さhと略同寸法に形成されている。なお、図
3に示したリング状フラット突起形成冶具9には突起部
9bが唯1個だけ形成されたものであるが、これは突起
部9b及びその周縁の形状を説明するためのものであ
り、実用されるものは、図4に示すごとく、対向面9a
上に4個の突起部9bが形成されている。
In the drawing, reference numeral 9 denotes a jig for forming a ring-shaped flat projection, which has an opposing surface 9a opposing the main surface 1a of the metal base plate 1, and a tip of the opposing surface 9a which is partly larger than the opposing surface 9a. A protruding truncated conical projection 9b is formed, a recess 9d is formed at the base periphery of the projection 9b, and a flat surface 9e is formed on the bottom surface of the recess 9d so as to surround the base periphery of the projection 9b. I have. The depth H of the recess 9d, that is, the dimension H of the step between the facing surface 9a and the flat surface 9e.
Are ring-shaped flat protrusions 1 formed on the main surface 1a.
c is formed to have substantially the same size as the protrusion height h. The jig 9 for forming a ring-shaped flat protrusion shown in FIG. 3 has only one protrusion 9b, but this is for explaining the shape of the protrusion 9b and its peripheral edge. The one that is put into practical use is, as shown in FIG.
Four projections 9b are formed on the top.

【0035】次に、図3に示したリング状フラット突起
形成冶具を用いて、金属ベース板1の主面1aに複数の
リング状フラット突起1cを形成する製造方法につい
て、図4を用いて説明する。まず、図4Aに示すごと
く、Niメッキによる表面処理済の金属ベース板1を水
平面上にセットし、次に、リング状フラット突起形成冶
具9を、対向面9aに形成された複数の円錐台状の突起
部9bが主面1aにおける所定の位置に上方より当接可
能に、対向面9aを主面1aに対向させた状態に配置す
る。
Next, a manufacturing method for forming a plurality of ring-shaped flat protrusions 1c on the main surface 1a of the metal base plate 1 using the ring-shaped flat protrusion forming jig shown in FIG. 3 will be described with reference to FIG. I do. First, as shown in FIG. 4A, the metal base plate 1 having been subjected to surface treatment by Ni plating is set on a horizontal plane, and then the jig 9 for forming a ring-shaped flat projection is formed on a plurality of truncated cones formed on the facing surface 9a. Are arranged so that the opposing surface 9a is opposed to the main surface 1a so that the projection 9b can contact a predetermined position on the main surface 1a from above.

【0036】次に、図4Bに示すごとく、リング状フラ
ット突起形成冶具9の駆動手段(図示せず)により、リ
ング状フラット突起形成冶具9を下降させ、複数の円錐
台状の突起部9bを主面1aに当接させて押圧し、図4
Cに示すごとく、さらに押圧して対向面9aが主面1a
と当接する深さまで複数の円錐台状の突起部9bを主面
1aにめり込ませることにより、主面1aにおける複数
の円錐台状の突起部9bの根元周縁をリング状に隆起さ
せ、この隆起部分で凹部9dの底面における平坦面9e
を押圧させると共に、平坦面9eでその隆起高さを規制
する。
Next, as shown in FIG. 4B, the ring-shaped flat projection forming jig 9 is lowered by driving means (not shown) of the ring-shaped flat projection forming jig 9, and a plurality of truncated conical projections 9b are formed. As shown in FIG.
C, the opposing surface 9a is further pressed to form the main surface 1a.
The plurality of truncated cone-shaped projections 9b are sunk into the main surface 1a to a depth where the projections 9b are brought into contact with the main surface 1a, so that the root periphery of the plurality of truncated cone-shaped projections 9b on the main surface 1a is raised in a ring shape. A flat surface 9e on the bottom surface of the recess 9d at the raised portion
, And the height of the protrusion is regulated by the flat surface 9e.

【0037】次に、図4Dに示すごとく、リング状フラ
ット突起形成冶具9を上昇させて主面1aから後退させ
ると、主面1aの所定の位置に、所定高さのリング状の
平坦面1dを有し、その高さが相互に等しい複数のリン
グ状フラット突起1cが形成された金属ベース板1が塑
性変形により得られる。
Next, as shown in FIG. 4D, when the jig 9 for forming a ring-shaped flat protrusion is raised and retracted from the main surface 1a, a ring-shaped flat surface 1d having a predetermined height is placed at a predetermined position on the main surface 1a. The metal base plate 1 having a plurality of ring-shaped flat protrusions 1c having the same height as each other is obtained by plastic deformation.

【0038】その後、図1Aに示すごとく、絶縁基板2
を複数のリング状フラット突起1cの先端に載置し、複
数のリング状フラット突起1cにより形成された主面1
aと絶縁基板2の裏金属パターン2cとの間の隙間を溶
融状態の半田4で充填して接合する。その後工程にて、
図2に示すごとく、樹脂ケース5の開口端に金属ベース
板1の端縁を嵌挿させてこれらを接着剤8で接着すると
共に、樹脂ケース5にインサートされた電極端子6を表
金属パターン2bに半田7で半田付けする。
Thereafter, as shown in FIG. 1A, the insulating substrate 2
Is mounted on the tips of the plurality of ring-shaped flat protrusions 1c, and the main surface 1 formed by the plurality of ring-shaped flat protrusions 1c
The gap between a and the back metal pattern 2c of the insulating substrate 2 is filled with the solder 4 in a molten state and joined. In the subsequent process,
As shown in FIG. 2, the edge of the metal base plate 1 is inserted into the open end of the resin case 5 and adhered with an adhesive 8, and the electrode terminals 6 inserted into the resin case 5 are connected to the front metal pattern 2b. Is soldered with solder 7.

【0039】上記のように、リング状フラット突起形成
冶具9を用いて、リング状の平坦面1dを有するリング
状フラット突起1cを形成した場合において、その突出
高さhがその目標値に対して精度よく形成されるので、
複数のリング状フラット突起1cにおける高さのバラツ
キが極めて少なく、かつ、均一性が保持されるので、金
属ベース板1と絶縁基板2とを接合する半田4の半田厚
さの均一性が極めて良好であり、半田4の耐クラック性
が向上して信頼性の高い半導体装置が得られる。即ち、
複数のリング状フラット突起1cの突出高さhのバラツ
キが、±0.01mm程度に、精度よく形成されるの
で、半田厚さの目標値をtmmとするとき、突出高さh
=t−0.02mm程度とすることにより、ほぼ目標値
どうりの半田厚さが得られる。
As described above, when the ring-shaped flat projection 1c having the ring-shaped flat surface 1d is formed by using the ring-shaped flat projection forming jig 9, the height h of the projection is determined with respect to the target value. Since it is formed accurately,
Since the height variation among the plurality of ring-shaped flat protrusions 1c is extremely small and uniformity is maintained, the uniformity of the solder thickness of the solder 4 joining the metal base plate 1 and the insulating substrate 2 is extremely good. Thus, the crack resistance of the solder 4 is improved, and a highly reliable semiconductor device can be obtained. That is,
Since the variation of the protrusion height h of the plurality of ring-shaped flat protrusions 1c is accurately formed to about ± 0.01 mm, when the target value of the solder thickness is tmm, the protrusion height h
= T-0.02 mm, a solder thickness almost equal to the target value can be obtained.

【0040】また、リング状フラット突起形成冶具9の
円錐台状の突起部9bは、その先端縁の角部が程よく面
取りされており、形成されたリング状フラット突起1c
は、鋭利な角を有せず、特に、リング状の平坦面1dの
外径が0.5mm〜3mm程度であれば、金属ベース板
1に対するスクラブ作業もスムーズに行え、半田4の濡
れ性や密着性が良好で、ボイドが発生しないばかりか、
リング状フラット突起1cの周辺部の半田に応力集中が
生じ難いものが得られる。
Further, the frusto-conical projection 9b of the ring-shaped flat projection forming jig 9 has a moderately chamfered edge at the tip end, and the formed ring-shaped flat projection 1c is formed.
Does not have a sharp corner, and particularly, if the outer diameter of the ring-shaped flat surface 1d is about 0.5 mm to 3 mm, the scrubbing work on the metal base plate 1 can be performed smoothly, and the wettability of the solder 4 Good adhesion, no voids,
A solder in which stress concentration hardly occurs in the solder around the ring-shaped flat protrusion 1c is obtained.

【0041】なお、実施の形態2としてのリング状フラ
ット突起1cの形成方法は、リング状フラット突起形成
冶具9における金属ベース板1の主面1aとの対向面9
aの複数の所定位置に円錐台状の突起部9bを設けると
共に、円錐台状の突起部9bの外周に所定深さの凹部9
dを設け、主面1aと対向面9aとを接触させることに
より、リング状フラット突起1cの突出高さhを規制し
ているが、金属ベース板1の主面1aとリング状フラッ
ト突起形成冶具9における対向面9aとを必ずしも接触
させる必要はなく、リング状フラット突起形成冶具9の
高さ方向の制御を、リング状フラット突起形成冶具9を
保持する上金型のストロークの制御で行い、リング状フ
ラット突起1cの突出高さhを規制してもよい。
The method for forming the ring-shaped flat protrusion 1c according to the second embodiment is described in connection with the surface 9 of the ring-shaped flat protrusion forming jig 9 facing the main surface 1a of the metal base plate 1.
a, a truncated cone-shaped projection 9b is provided at a plurality of predetermined positions, and a recess 9 having a predetermined depth
d, the main surface 1a and the opposing surface 9a are brought into contact with each other to restrict the height h of the ring-shaped flat protrusion 1c. However, the main surface 1a of the metal base plate 1 and the ring-shaped flat protrusion forming jig are provided. It is not always necessary to contact the opposing surface 9a of the ring-shaped flat protrusion forming jig 9, and the height direction of the ring-shaped flat protrusion forming jig 9 is controlled by controlling the stroke of the upper die holding the ring-shaped flat protrusion forming jig 9, The protrusion height h of the flat protrusion 1c may be restricted.

【0042】さらに、実施の形態2としてのリング状フ
ラット突起1cの形成方法では、加圧タイプの専用のリ
ング状フラット突起形成冶具9を用いたが、リング状フ
ラット突起1cの加工のために、必ずしも専用の冶具は
必要でなく、金属ベース板1の外形成形用金型(図示せ
ず)に、リング状フラット突起形成冶具9の対向面9
a、円錐台状の突起部9b、凹部9d、平坦面9e等に
相当するものを形成した場合であっても、金属ベース板
1の外形成形工程と同時に、高精度の複数のリング状フ
ラット突起1cを形成でき、コストアップ要因が少ない
簡便な形成方法が得られる。
Further, in the method of forming the ring-shaped flat protrusion 1c according to the second embodiment, the press-type dedicated ring-shaped flat protrusion forming jig 9 is used. A special jig is not necessarily required, and a metal mold (not shown) for forming the outer shape of the metal base plate 1 is provided with the opposing surface 9 of the ring-shaped flat projection forming jig 9.
a, a plurality of high-precision ring-shaped flat projections are formed simultaneously with the step of forming the outer shape of the metal base plate 1 even when the projections 9b, the recesses 9d, the flat surfaces 9e, etc. are formed. 1c can be formed, and a simple forming method with less cost increase factor can be obtained.

【0043】なお、実施の形態2としてのリング状フラ
ット突起1cの形成方法では、金属ベース板1のNiメ
ッキによる表面処理工程後にリング状フラット突起1c
を形成したが、リング状フラット突起1cの形成は必ず
しも表面処理工程の後である必要はなく、金属ベース板
1の表面処理の前後、何れで行ってもよく、Niメッキ
等のメッキむらやメッキ剥離が生じる恐れはない。
In the method of forming the ring-shaped flat protrusions 1c according to the second embodiment, the ring-shaped flat protrusions 1c are formed after the surface treatment of the metal base plate 1 by Ni plating.
However, the formation of the ring-shaped flat projections 1c is not necessarily required to be performed after the surface treatment step, and may be performed before or after the surface treatment of the metal base plate 1; There is no risk of delamination.

【0044】[0044]

【発明の効果】以上のように、この発明によれば、金属
ベース板の主面における絶縁基板の裏金属パターンの周
縁内側近傍と対向する複数の所定位置に、先端部にリン
グ状の平坦面を有する所定高さの突起を形成し、前記リ
ング状の平坦面を前記裏金属パターンと当接させたの
で、前記突起により前記裏金属パターンと前記主面との
間に均一な幅寸法の所定幅の隙間が形成されると共に、
前記リング状の平坦面が存在するために、前記突起と前
記裏金属パターンとの当接面積が相対的に広く、安定し
た隙間寸法を維持でき、その結果として略均一な所定厚
さの耐クラック性に優れた半田層を形成でき、高信頼性
の半導体装置が得られる効果がある。
As described above, according to the present invention, a ring-shaped flat surface is provided at the tip at a plurality of predetermined positions facing the vicinity of the inside of the periphery of the back metal pattern of the insulating substrate on the main surface of the metal base plate. A protrusion having a predetermined height is formed, and the ring-shaped flat surface is brought into contact with the back metal pattern, so that the protrusion has a uniform width dimension between the back metal pattern and the main surface. A gap of width is formed,
Due to the presence of the ring-shaped flat surface, the contact area between the projection and the back metal pattern is relatively large, and a stable gap size can be maintained. As a result, a crack-resistant crack having a substantially uniform predetermined thickness is obtained. Thus, there is an effect that a highly reliable semiconductor device can be obtained since a solder layer having excellent reliability can be formed.

【0045】また、前記突起の先端部におけるリング状
の平坦面の外径を、0.5mm以上、3mm以下の範囲
に形成したので、前記突起の形成のために過大な加圧力
を必要としないと共に、前記先端部が鋭利とならないた
めに絶縁基板の裏金属パターンと金属ベース板の主面と
の間を接合する半田層に応力集中やボイドの発生がな
く、略均一な所定厚さの耐クラック性に優れた半田層を
有する高信頼性の半導体装置を容易かつ安価に得られる
効果がある。
Further, since the outer diameter of the ring-shaped flat surface at the tip of the projection is formed in the range of 0.5 mm or more and 3 mm or less, no excessive pressing force is required for forming the projection. At the same time, since the tip does not become sharp, the solder layer joining the back metal pattern of the insulating substrate and the main surface of the metal base plate does not have stress concentration or voids, and has a substantially uniform thickness. There is an effect that a highly reliable semiconductor device having a solder layer having excellent cracking properties can be easily and inexpensively obtained.

【0046】さらに、金属ベース板の主面における複数
の突起を、絶縁基板を前記主面に載置した状態における
前記複数の突起の裏金属パターンとの当接位置が前記絶
縁基板の周縁より2mm以上、内側に存在するように配
設したので、半田層の応力集中を緩和でき、半田クラッ
クが成長し難い高信頼性の半導体装置を容易かつ安価に
得られる効果がある。
Further, when the plurality of projections on the main surface of the metal base plate are in contact with the back metal pattern when the insulating substrate is mounted on the main surface, the position of the plurality of protrusions is 2 mm from the periphery of the insulating substrate. As described above, since the solder layer is disposed inside, the concentration of stress in the solder layer can be reduced, and a highly reliable semiconductor device in which solder cracks are unlikely to grow can be obtained easily and inexpensively.

【0047】また、金属ベース板の主面を押圧する突起
部と、該突起部の根元周縁に形成した第2の平坦面とを
有し、前記突起部を前記主面に押圧してめり込ませるこ
とにより前記根元周縁の近傍にてリング状に隆起した前
記主面の隆起高さを前記第2の平坦面で規制して加工す
る加工手段を備えたので、前記主面に、先端にリング状
の第1の平坦面を有しその高さが相互に等しい複数の突
起を一工程で形成できる半導体装置の製造装置が得られ
る効果がある。
Further, the metal base plate has a protruding portion for pressing the main surface thereof, and a second flat surface formed on the periphery of the root of the protruding portion. The second flat surface restricts the height of the main surface raised in a ring shape in the vicinity of the base periphery by processing the second flat surface. There is an effect that an apparatus for manufacturing a semiconductor device can be obtained in which a plurality of protrusions having a ring-shaped first flat surface and having the same height can be formed in one step.

【0048】さらに、前記加工手段が、前記主面に対向
配設された対向面を有し、該対向面を前記主面に当接さ
せ、加工完了となるようにしたので、前記主面に、先端
にリング状の第1の平坦面を有しその高さが相互に等し
い複数の突起を一工程でその突出高さを高精度に形成で
きると共に、構造が簡単で操作容易な半導体装置の製造
装置が得られる効果がある。
Further, the processing means has an opposing surface disposed opposite to the main surface, and the opposing surface is brought into contact with the main surface so that the processing is completed. A plurality of projections having a ring-shaped first flat surface at the tip and having the same height as each other can be formed in a single step with high precision in the height of the projections, and have a simple structure and easy operation. There is an effect that a manufacturing apparatus can be obtained.

【0049】さらにまた、加工手段の突起部をその根元
周縁が先端部よりも大きな略円錐台状に形成したので、
前記主面の複数の所定位置に、中央の窪みに鋭利な箇所
のない安定な形状の複数の突起を一工程で、かつ、小さ
な加圧力で形成できる高効率のリング状突起形成装置が
得られる効果がある。
Further, since the protruding portion of the processing means is formed in a substantially truncated cone shape whose root periphery is larger than the tip portion,
At a plurality of predetermined positions on the main surface, a high-efficiency ring-shaped protrusion forming apparatus capable of forming a plurality of protrusions having a stable shape without a sharp point in a central depression in one step and with a small pressing force is obtained. effective.

【0050】また、金属ベース板の主面に、先端にリン
グ状の第1の平坦面を有する突起を形成加工するべく、
前記主面にめり込み前記突起を形成する突起部と、該突
起部の根元全周縁に形成された第2の平坦面とを有する
加工ヘッドにおける前記突起部を前記主面にめり込ませ
前記突起を形成する時に、該突起の先端を前記第2の平
坦面に当て、該突起の先端にリング状の前記第1の平坦
面を形成するようにしたので、前記複数のリング状フラ
ット突起を一工程で形成できると共に、前記リング状フ
ラット突起により前記主面と前記裏金属パターンとの間
に均一で安定した所定幅の隙間が形成され、略均一な所
定厚さの耐クラック性に優れた半田層を形成でき、高信
頼性の半導体装置を簡便な操作で製造できる半導体装置
の製造方法が得られる効果がある。
In order to form and process a projection having a ring-shaped first flat surface at the tip on the main surface of the metal base plate,
The protrusion in a processing head having a protrusion that is recessed into the main surface to form the protrusion and a second flat surface formed on the entire periphery of the root of the protrusion is recessed into the main surface. Is formed, the tip of the projection is applied to the second flat surface, and the ring-shaped first flat surface is formed at the tip of the projection. In addition to the above, the ring-shaped flat projection forms a uniform and stable gap of a predetermined width between the main surface and the back metal pattern, and has a substantially uniform thickness and excellent crack resistance. There is an effect that a method for manufacturing a semiconductor device in which a layer can be formed and a highly reliable semiconductor device can be manufactured by a simple operation can be obtained.

【0051】さらに、金属ベース板の主面に、先端にリ
ング状の第1の平坦面を有する突起を形成加工するべ
く、前記主面にめり込み前記突起を形成する突起部と、
該突起部の根元全周縁に形成された第2の平坦面とを有
する加工ヘッドにおける前記突起部を前記主面にめり込
ませ前記突起を形成する時に、該突起の先端を前記第2
の平坦面に当て、該突起の先端にリング状の前記第1の
平坦面を形成すると共に、前記第1の平坦面とは別に前
記主面と対向する対向面を前記主面に当接させ、前記め
り込み量を規制するので、前記主面に前記複数のリング
状フラット突起を一工程で、その突出高さを高精度に形
成できると共に、前記リング状フラット突起により前記
主面と前記裏金属パターンとの間に均一で安定した所定
幅の隙間が形成されるので均一な所定厚さの耐クラック
性に優れた半田層を形成でき、高信頼性の半導体装置を
極めて簡便な操作で製造できる半導体装置の製造方法が
得られる効果がある。
Further, in order to form a projection having a ring-shaped first flat surface at the tip on the main surface of the metal base plate, a projection portion which digs into the main surface to form the projection,
When the protrusion is formed in the working head having a second flat surface formed on the entire periphery of the base of the protrusion by forming the protrusion into the main surface, the tip of the protrusion is set to the second position.
And the ring-shaped first flat surface is formed at the tip of the projection, and an opposing surface that faces the main surface separately from the first flat surface is brought into contact with the main surface. Since the amount of digging is regulated, the height of the plurality of ring-shaped flat protrusions can be formed on the main surface in one step with high precision, and the main surface and the back metal can be formed by the ring-shaped flat protrusions. Since a uniform and stable gap of a predetermined width is formed between the pattern and the pattern, a solder layer having a uniform thickness and excellent crack resistance can be formed, and a highly reliable semiconductor device can be manufactured by an extremely simple operation. There is an effect that a method for manufacturing a semiconductor device can be obtained.

【図面の簡単な説明】[Brief description of the drawings]

【図1】 この発明の実施の形態1としての絶縁基板部
を示す断面図である。
FIG. 1 is a cross-sectional view illustrating an insulating substrate portion according to a first embodiment of the present invention.

【図2】 図1に示した絶縁基板を用いた半導体装置を
示す断面図である。
FIG. 2 is a sectional view showing a semiconductor device using the insulating substrate shown in FIG.

【図3】 この発明の実施の形態1としてのリング状フ
ラット突起形成冶具を示す断面図である。
FIG. 3 is a cross-sectional view showing a ring-shaped flat protrusion forming jig as Embodiment 1 of the present invention.

【図4】 実施の形態2としてのリング状フラット突起
形成冶具を用いたリング状フラット突起の形成方法を示
す図である。
FIG. 4 is a diagram illustrating a method of forming a ring-shaped flat protrusion using a ring-shaped flat protrusion forming jig according to a second embodiment.

【図5】 半田厚さ、ヒートサイクル数が及ぼす半田ク
ラック長さへの影響を示す図である。
FIG. 5 is a diagram showing the influence of the solder thickness and the number of heat cycles on the solder crack length.

【図6】 従来の絶縁基板部を示す平面図及び断面図で
ある。
FIG. 6 is a plan view and a sectional view showing a conventional insulating substrate portion.

【図7】 図6に示した絶縁基板を用いた半導体装置を
示す断面図である。
7 is a cross-sectional view illustrating a semiconductor device using the insulating substrate illustrated in FIG.

【図8】 従来の別の絶縁基板部を示す断面図である。FIG. 8 is a sectional view showing another conventional insulating substrate portion.

【符号の説明】[Explanation of symbols]

1 金属ベース板、1a 主面、1b 突起、1c リ
ング状フラット突起、1d リング状の平坦面、2 絶
縁基板、2a、2b 表金属パターン、2c 裏金属パ
ターン、3 半導体素子、4 半田、4a 半田のはみ
出し部、5 樹脂ケース、6 電極端子、7 半田、8
接着剤、9 リング状フラット突起形成冶具、9a
対向面、9b 円錐台状の突起部、9c 先端部、9d
凹部、9e 平坦面、h 突出高さ
Reference Signs List 1 metal base plate, 1a main surface, 1b protrusion, 1c ring-shaped flat protrusion, 1d ring-shaped flat surface, 2 insulating substrate, 2a, 2b front metal pattern, 2c back metal pattern, 3 semiconductor element, 4 solder, 4a solder Protruding part, 5 resin case, 6 electrode terminals, 7 solder, 8
Adhesive, 9 Ring-shaped flat protrusion forming jig, 9a
Opposing surface, 9b Frustoconical projection, 9c Tip, 9d
Recess, 9e flat surface, h protrusion height

───────────────────────────────────────────────────── フロントページの続き (72)発明者 篠原 利彰 東京都千代田区丸の内二丁目2番3号 三 菱電機株式会社内 (72)発明者 永田 広信 兵庫県伊丹市瑞原四丁目1番地 菱電セミ コンダクタシステムエンジニアリング株式 会社内 Fターム(参考) 5E315 AA09 BB01 BB14 BB18 CC29 DD19 DD29 GG16  ──────────────────────────────────────────────────続 き Continuing on the front page (72) Inventor Toshiaki Shinohara 2-3-2 Marunouchi, Chiyoda-ku, Tokyo Sanishi Electric Co., Ltd. (72) Inventor Hironobu Nagata 4-1-1 Mizuhara, Itami-shi, Hyogo Conductor System Engineering Co., Ltd. F-term (reference) 5E315 AA09 BB01 BB14 BB18 CC29 DD19 DD29 GG16

Claims (8)

【特許請求の範囲】[Claims] 【請求項1】 金属ベース板と、絶縁板の表主面に表金
属パターンを、裏主面に裏金属パターンを夫々一体的に
形成し、前記表金属パターンに半導体素子を実装すると
共に前記裏金属パターンを介して前記金属ベース板の主
面に半田付けした絶縁基板とを備え、前記主面における
前記裏金属パターンと対向する複数の所定位置の夫々
に、前記裏金属パターンと当接する突起を形成した半導
体装置において、複数の前記突起は、前記裏金属パター
ンと当接する先端部に夫々リング状の平坦面を有し、そ
の高さが相互に等しいことを特徴とする半導体装置。
1. A metal base plate and a front metal pattern are integrally formed on a front main surface of an insulating plate, and a back metal pattern is integrally formed on a back main surface, and a semiconductor element is mounted on the front metal pattern and the back metal pattern is formed. An insulating substrate soldered to the main surface of the metal base plate via a metal pattern, and at each of a plurality of predetermined positions on the main surface facing the back metal pattern, a projection abutting on the back metal pattern. In the formed semiconductor device, the plurality of protrusions each have a ring-shaped flat surface at a tip portion in contact with the back metal pattern, and have the same height.
【請求項2】 リング状の平坦面の外径が0.5mm以
上、3mm以下であることを特徴とする請求項1記載の
半導体装置。
2. The semiconductor device according to claim 1, wherein the outer diameter of the ring-shaped flat surface is 0.5 mm or more and 3 mm or less.
【請求項3】 金属ベース板の主面における複数の突起
を、絶縁基板を前記主面に載置した状態における前記複
数の突起の裏金属パターンとの当接位置が前記絶縁基板
の周縁より2mm以上、内側に存在するように配設した
ことを特徴とする請求項1又は請求項2記載の半導体装
置。
3. A plurality of protrusions on a main surface of a metal base plate, and a contact position of the plurality of protrusions with a back metal pattern in a state where an insulating substrate is mounted on the main surface is 2 mm from a peripheral edge of the insulating substrate. The semiconductor device according to claim 1, wherein the semiconductor device is provided so as to be present inside.
【請求項4】 絶縁板の表主面に半導体素子を実装する
表金属パターンが、裏主面に裏金属パターンが夫々一体
的に形成された絶縁基板を、金属ベース板の主面に形成
され、先端にリング状の第1の平坦面を有しその高さが
相互に等しい複数の突起における前記第1の平坦面に載
置し、前記裏金属パターンと前記主面の間を半田付けす
る半導体装置の製造装置において、前記主面を押圧する
突起部と、該突起部の根元周縁に形成した第2の平坦面
とを有し、前記突起部を前記主面に押圧してめり込ませ
ることにより前記根元周縁の近傍にてリング状に隆起し
た前記主面の隆起高さを前記第2の平坦面で規制して加
工する加工手段とを備えたことを特徴とする半導体装置
の製造装置。
4. An insulating substrate having a front metal pattern on which a semiconductor element is mounted on a front main surface of an insulating plate and a back metal pattern integrally formed on a back main surface is formed on a main surface of a metal base plate. A plurality of projections having a ring-shaped first flat surface at the tip and having the same height as each other are placed on the first flat surface, and the space between the back metal pattern and the main surface is soldered. In a semiconductor device manufacturing apparatus, the semiconductor device has a protrusion for pressing the main surface, and a second flat surface formed on a peripheral edge of a root of the protrusion, and presses the protrusion against the main surface to be fitted therein. Processing means for controlling the height of the main surface raised in a ring shape in the vicinity of the root periphery by the second flat surface and processing the semiconductor device. apparatus.
【請求項5】 加工手段は、前記主面に対向配設された
対向面を有し、該対向面を前記主面に当接させ、加工完
了となるようにしたことを特徴とする請求項3に記載の
半導体装置の製造装置。
5. The processing means has an opposing surface disposed opposite to the main surface, and the opposing surface is brought into contact with the main surface to complete the processing. 4. The apparatus for manufacturing a semiconductor device according to item 3.
【請求項6】 加工手段の突起部はその根元周縁が先端
部よりも大きな略円錐台状に形成したことを特徴とする
請求項4に記載の半導体装置の製造装置。
6. The semiconductor device manufacturing apparatus according to claim 4, wherein the protruding portion of the processing means is formed in a substantially truncated conical shape in which a root periphery is larger than a tip portion.
【請求項7】 金属ベース板と、絶縁板の表主面に半導
体素子を実装する表金属パターンを、裏主面に裏金属パ
ターンを夫々一体的に形成した絶縁基板とを準備する工
程と、前記金属ベース板の主面に、先端にリング状の第
1の平坦面を有する突起を形成加工する工程と、前記突
起に前記裏金属パターンを載置し該裏金属パターンを前
記主面に半田付けする工程とからなる半導体装置の製造
方法において、前記主面にめり込み前記突起を形成する
突起部と、該突起部の根元全周縁に形成された第2の平
坦面とを有する加工ヘッドにおける前記突起部を前記主
面にめり込ませ前記突起を形成する時に、該突起の先端
を前記第2の平坦面に当て、該突起の先端にリング状の
前記第1の平坦面を形成するようにしたことを特徴とす
る半導体装置の製造方法。
7. A step of preparing a metal base plate, an insulating substrate having a front metal surface on which a semiconductor element is mounted on the front main surface of the insulating plate, and a back metal pattern integrally formed on the back main surface, respectively. Forming a projection having a ring-shaped first flat surface at the tip on the main surface of the metal base plate; placing the back metal pattern on the projection and soldering the back metal pattern to the main surface; And a step of attaching the protrusion to the main surface to form the protrusion, and a second flat surface formed on the entire periphery of the base of the protrusion. When the protrusion is recessed into the main surface to form the protrusion, the tip of the protrusion is applied to the second flat surface, and the ring-shaped first flat surface is formed at the tip of the protrusion. Of semiconductor devices characterized by the following: Method.
【請求項8】 金属ベース板と、絶縁板の表主面に半導
体素子を実装する表金属パターンを、裏主面に裏金属パ
ターンを夫々一体的に形成した絶縁基板とを準備する工
程と、前記金属ベース板の主面に、先端にリング状の第
1の平坦面を有する突起を形成加工する工程と、前記突
起に前記裏金属パターンを載置し該裏金属パターンを前
記主面に半田付けする工程とからなる半導体装置の製造
方法において、前記主面にめり込み前記突起を形成する
突起部と、該突起部の根元全周縁に形成された第2の平
坦面とを有する加工ヘッドにおける前記突起部を前記主
面にめり込ませ前記突起を形成する時に、該突起の先端
を前記第2の平坦面に当て、該突起の先端にリング状の
第1の平坦面を形成すると共に、前記第1の平坦面とは
別に前記主面と対向する対向面を前記主面に当接させ、
前記めり込み量を規制することを特徴とする半導体装置
の製造方法。
8. A step of preparing a metal base plate, an insulating substrate having a front metal pattern on which a semiconductor element is mounted on the front main surface of the insulating plate, and a back metal pattern integrally formed on the back main surface. Forming a projection having a ring-shaped first flat surface at the tip on the main surface of the metal base plate; placing the back metal pattern on the projection and soldering the back metal pattern to the main surface; And a step of attaching the protrusion to the main surface to form the protrusion, and a second flat surface formed on the entire periphery of the base of the protrusion. When the protrusion is recessed into the main surface to form the protrusion, the tip of the protrusion is applied to the second flat surface, and a ring-shaped first flat surface is formed at the tip of the protrusion. Opposed to the main surface separately from the first flat surface Contact the opposite surface to the main surface,
A method of manufacturing a semiconductor device, wherein the amount of digging is regulated.
JP08150599A 1999-03-25 1999-03-25 Semiconductor device manufacturing method and manufacturing apparatus Expired - Lifetime JP4154793B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP08150599A JP4154793B2 (en) 1999-03-25 1999-03-25 Semiconductor device manufacturing method and manufacturing apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP08150599A JP4154793B2 (en) 1999-03-25 1999-03-25 Semiconductor device manufacturing method and manufacturing apparatus

Publications (2)

Publication Number Publication Date
JP2000277876A true JP2000277876A (en) 2000-10-06
JP4154793B2 JP4154793B2 (en) 2008-09-24

Family

ID=13748229

Family Applications (1)

Application Number Title Priority Date Filing Date
JP08150599A Expired - Lifetime JP4154793B2 (en) 1999-03-25 1999-03-25 Semiconductor device manufacturing method and manufacturing apparatus

Country Status (1)

Country Link
JP (1) JP4154793B2 (en)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007116080A (en) * 2005-09-21 2007-05-10 Dowa Holdings Co Ltd Heat radiation plate for semiconductor substrate having projection
EP2312622A3 (en) * 2009-10-15 2011-06-08 Mitsubishi Electric Corporation Power semiconductor element bonded to a substrate by a Sn-Sb-Cu solder and manufacturing method therefor
JP2012039007A (en) * 2010-08-10 2012-02-23 Dowa Metaltech Kk Heat sink for semiconductor substrate, method for manufacturing the same, and pressure member
JP2012146801A (en) * 2011-01-12 2012-08-02 Mitsubishi Materials Corp Heat sink, substrate for power module with heat sink, power module, and manufacturing method of heat sink
JP2012227362A (en) * 2011-04-20 2012-11-15 Mitsubishi Materials Corp Power module substrate unit with heat sink and manufacturing method thereof
JP2014146645A (en) * 2013-01-28 2014-08-14 Mitsubishi Electric Corp Semiconductor device
JP2015109294A (en) * 2013-12-03 2015-06-11 三菱電機株式会社 Power semiconductor device and method of manufacturing the same
US11037863B2 (en) 2017-11-08 2021-06-15 Kabushiki Kaisha Toshiba Semiconductor device
WO2022033806A3 (en) * 2020-08-13 2022-11-17 Siemens Aktiengesellschaft Power module, electrical device comprising at least one such power module, and method for producing a power module

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007116080A (en) * 2005-09-21 2007-05-10 Dowa Holdings Co Ltd Heat radiation plate for semiconductor substrate having projection
EP2312622A3 (en) * 2009-10-15 2011-06-08 Mitsubishi Electric Corporation Power semiconductor element bonded to a substrate by a Sn-Sb-Cu solder and manufacturing method therefor
US8334598B2 (en) 2009-10-15 2012-12-18 Mitsubishi Electric Corporation Power semiconductor device and manufacturing method therefor
EP2750173A3 (en) * 2009-10-15 2014-09-24 Mitsubishi Electric Corporation Power semiconductor element bonded to a substrate by a Sn-Sb-Cu solder and manufacturing method therefor
JP2012039007A (en) * 2010-08-10 2012-02-23 Dowa Metaltech Kk Heat sink for semiconductor substrate, method for manufacturing the same, and pressure member
JP2012146801A (en) * 2011-01-12 2012-08-02 Mitsubishi Materials Corp Heat sink, substrate for power module with heat sink, power module, and manufacturing method of heat sink
JP2012227362A (en) * 2011-04-20 2012-11-15 Mitsubishi Materials Corp Power module substrate unit with heat sink and manufacturing method thereof
JP2014146645A (en) * 2013-01-28 2014-08-14 Mitsubishi Electric Corp Semiconductor device
JP2015109294A (en) * 2013-12-03 2015-06-11 三菱電機株式会社 Power semiconductor device and method of manufacturing the same
US11037863B2 (en) 2017-11-08 2021-06-15 Kabushiki Kaisha Toshiba Semiconductor device
US11735505B2 (en) 2017-11-08 2023-08-22 Kabushiki Kaisha Toshiba Semiconductor device
WO2022033806A3 (en) * 2020-08-13 2022-11-17 Siemens Aktiengesellschaft Power module, electrical device comprising at least one such power module, and method for producing a power module

Also Published As

Publication number Publication date
JP4154793B2 (en) 2008-09-24

Similar Documents

Publication Publication Date Title
US7790594B2 (en) Electronic part and method of producing the same
US10181445B2 (en) Power module
EP2782431B1 (en) Manufacturing method of semicondictor device and mounting jig
WO2012157583A1 (en) Semiconductor device and manufacturing method thereof
US8278744B2 (en) Semiconductor device and method for manufacturing same
JP2000277876A (en) Semiconductor device and method and apparatus for manufacturing the same
JP2002270647A (en) Semiconductor chip mounting board and manufacturing method therefor
JP2010092918A (en) Connection structure and connection method between plate type electrode and block type electrode
JP2002026195A (en) Resin-sealed semiconductor device and manufacturing method thereof
JP2000299330A (en) Method and apparatus for mounting bare chip, and mounting board thereon
TW511192B (en) Semiconductor device fabrication using adhesives
JP2020178003A (en) Power semiconductor module and manufacturing method thereof
JPH08236578A (en) Flip chip mounting method of semiconductor element and bonding agent used for this method
JPH1117050A (en) Circuit board and manufacture thereof
JP2015142052A (en) Coupling method
JP5217013B2 (en) Power conversion device and manufacturing method thereof
JP2019057686A (en) Electronic apparatus and junction method
JP2932995B2 (en) Method of manufacturing semiconductor device and substrate holder for mounting semiconductor element
JP2508314B2 (en) Method for manufacturing laminated piezoelectric element
JP6930317B2 (en) Terminal pin joining method and joining jig
WO2022257019A1 (en) Electrical connector and preparation method therefor, and electronic device
CN100423218C (en) Method for gluing a circuit component to a circuit substrate
JPH0635382Y2 (en) Lead terminal mounting structure for hybrid integrated circuit
JP3876725B2 (en) Printed circuit board connection method and connection structure
JP2001358267A (en) Semiconductor device and method of manufacturing the same

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20040527

RD03 Notification of appointment of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7423

Effective date: 20040903

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20040903

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A821

Effective date: 20040903

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20061228

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070116

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070319

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070515

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070713

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20071127

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080121

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20080130

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20080617

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20080630

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110718

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110718

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110718

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120718

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120718

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130718

Year of fee payment: 5

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term