JP2000215057A5 - - Google Patents

Download PDF

Info

Publication number
JP2000215057A5
JP2000215057A5 JP1999321525A JP32152599A JP2000215057A5 JP 2000215057 A5 JP2000215057 A5 JP 2000215057A5 JP 1999321525 A JP1999321525 A JP 1999321525A JP 32152599 A JP32152599 A JP 32152599A JP 2000215057 A5 JP2000215057 A5 JP 2000215057A5
Authority
JP
Japan
Prior art keywords
data processing
processing device
device described
register
hardware accelerator
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1999321525A
Other languages
English (en)
Japanese (ja)
Other versions
JP2000215057A (ja
Filing date
Publication date
Priority claimed from EP98402463A external-priority patent/EP0992895A1/en
Application filed filed Critical
Publication of JP2000215057A publication Critical patent/JP2000215057A/ja
Publication of JP2000215057A5 publication Critical patent/JP2000215057A5/ja
Pending legal-status Critical Current

Links

JP11321525A 1998-10-06 1999-10-06 デ―タ処理装置及び電気通信装置及び情報処理方法及びハ―ドウェア高速化を使用する方法 Pending JP2000215057A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP98402463A EP0992895A1 (en) 1998-10-06 1998-10-06 Hardware accelerator for data processing systems
EP98402463.8 1998-10-06

Publications (2)

Publication Number Publication Date
JP2000215057A JP2000215057A (ja) 2000-08-04
JP2000215057A5 true JP2000215057A5 (https=) 2006-12-21

Family

ID=8235520

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11321525A Pending JP2000215057A (ja) 1998-10-06 1999-10-06 デ―タ処理装置及び電気通信装置及び情報処理方法及びハ―ドウェア高速化を使用する方法

Country Status (2)

Country Link
EP (1) EP0992895A1 (https=)
JP (1) JP2000215057A (https=)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2410349B (en) * 2001-02-14 2005-11-09 Clearspeed Technology Plc Data processing architectures
JP2004525449A (ja) * 2001-02-14 2004-08-19 クリアスピード・テクノロジー・リミテッド 相互接続システム
US8284844B2 (en) 2002-04-01 2012-10-09 Broadcom Corporation Video decoding system supporting multiple standards
EP1391812A1 (en) 2002-08-20 2004-02-25 Texas Instruments Incorporated Hardware accelerator for performing division
US9785444B2 (en) 2013-08-16 2017-10-10 Analog Devices Global Hardware accelerator configuration by a translation of configuration data
CN106527999A (zh) * 2016-12-01 2017-03-22 中国船舶重工集团公司第七六研究所 一种用于求解微分方程的硬件加速装置及加速方法

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5507000A (en) * 1994-09-26 1996-04-09 Bull Hn Information Systems Inc. Sharing of register stack by two execution units in a central processor
US5960209A (en) * 1996-03-11 1999-09-28 Mitel Corporation Scaleable digital signal processor with parallel architecture

Similar Documents

Publication Publication Date Title
JP3231429B2 (ja) 中央処理装置と乗算器とを有する半導体集積回路装置
CA2265694A1 (en) System for allowing i/o processor to operate under different transfer algorithms
EP1343076A3 (en) integrated circuit with multiple functions sharing multiple internal signal buses according to distributed bus access and control arbitration
TWI312937B (en) Wait aware memory arbiter
JP2000215057A5 (https=)
JP2000278589A5 (https=)
JPH09230970A5 (https=)
EP2267596A3 (en) Processor core for processing instructions of different formats
JPH06314256A (ja) 計算装置と複数個の周辺装置との間の交信を行なうためのシステム
JP2006509305A5 (https=)
EP0992895A1 (en) Hardware accelerator for data processing systems
JP3844072B2 (ja) 半導体集積回路装置、マイクロコンピュータ及び電子機器
JP3323526B2 (ja) ディジタル信号プロセッサ
JPH04323755A (ja) Ｄｍａ装置
EP0753818A3 (en) Data processor having bus controller for controlling a plurality of buses independently of each other
JPH03201156A (ja) 演算処理装置の制御装置
US7870367B1 (en) Methods and apparatus for implementing complex parallel instructions using control logic
JP3274475B2 (ja) データ処理装置
JP3000779B2 (ja) プロセッサの実行状態の情報収集方法
DE69801355D1 (de) Anordnung und Verfahren, die es ermöglichen, einen Zweiwortbefehl in einem einzelnen Zyklus durchzuführen
JP3270040B2 (ja) バス制御方式
JPH10333977A (ja) マイクロコントローラ装置
JP2609685B2 (ja) リセット回路
JPH0583848U (ja) 演算処理装置
GB2367671A (en) Software fifos in a multimaster bus system