JP2000207172A - 順序付け装置 - Google Patents
順序付け装置Info
- Publication number
- JP2000207172A JP2000207172A JP5927A JP2000005927A JP2000207172A JP 2000207172 A JP2000207172 A JP 2000207172A JP 5927 A JP5927 A JP 5927A JP 2000005927 A JP2000005927 A JP 2000005927A JP 2000207172 A JP2000207172 A JP 2000207172A
- Authority
- JP
- Japan
- Prior art keywords
- row
- array
- ordering
- logic
- value
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/02—Comparing digital values
- G06F7/026—Magnitude comparison, i.e. determining the relative order of operands based on their numerical value, e.g. window comparator
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S707/00—Data processing: database and file management or data structures
- Y10S707/99931—Database or file accessing
- Y10S707/99937—Sorting
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computational Mathematics (AREA)
- Computing Systems (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Logic Circuits (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US09/228842 | 1999-01-12 | ||
| US09/228,842 US6347324B1 (en) | 1999-01-12 | 1999-01-12 | Ordering devices |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2000207172A true JP2000207172A (ja) | 2000-07-28 |
| JP2000207172A5 JP2000207172A5 (enExample) | 2007-02-22 |
Family
ID=22858767
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP5927A Pending JP2000207172A (ja) | 1999-01-12 | 2000-01-07 | 順序付け装置 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US6347324B1 (enExample) |
| JP (1) | JP2000207172A (enExample) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9935685B2 (en) * | 2015-05-28 | 2018-04-03 | Qualcomm Incorporated | DC power line synchronization for automotive sensors |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4604726A (en) * | 1983-04-18 | 1986-08-05 | Raytheon Company | Sorting apparatus |
| US4713786A (en) * | 1985-02-15 | 1987-12-15 | Harris Corporation | Digital hardware selection filter |
| GB2232280B (en) * | 1989-05-31 | 1993-10-13 | Plessey Co Plc | A digital electronic device for processing an image. |
| JP2812126B2 (ja) * | 1993-01-13 | 1998-10-22 | 住友金属工業株式会社 | ランクオーダフィルタ |
-
1999
- 1999-01-12 US US09/228,842 patent/US6347324B1/en not_active Expired - Fee Related
-
2000
- 2000-01-07 JP JP5927A patent/JP2000207172A/ja active Pending
Also Published As
| Publication number | Publication date |
|---|---|
| US6347324B1 (en) | 2002-02-12 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10706923B2 (en) | Resistive random-access memory for exclusive NOR (XNOR) neural networks | |
| US7120903B2 (en) | Data processing apparatus and method for generating the data of an object program for a parallel operation apparatus | |
| JPH0728624A (ja) | ソート装置及びソート方法 | |
| US5781769A (en) | Method and apparatus for using a content addressable memory for time tagged event processing | |
| EP0245029A2 (en) | High speed memory systems | |
| JP2000207172A (ja) | 順序付け装置 | |
| WO2008053762A1 (en) | Information storing/retrieving method and device for state transition table, and program | |
| WO2002027464A2 (en) | Asynchronous implementation of a multi-dimensional, low latency, first-in, first-out (fifo) buffer | |
| US5978930A (en) | Clock signal control system for stopping and activating a clock signal | |
| EP0513829B1 (en) | Fuzzy reasoning processor and method, and rule setting apparatus and method | |
| US20050043824A1 (en) | Programmable logic controller with an auxiliary processing unit | |
| WO2016109571A1 (en) | Devices for time division multiplexing of state machine engine signals | |
| JP4731126B2 (ja) | 割り込み制御回路 | |
| EP1697829A1 (en) | Programmable logic circuit control apparatus, programmable logic circuit control method and program | |
| US20080134126A1 (en) | Data processing in digital systems | |
| US20040123073A1 (en) | Data processing system having a cartesian controller | |
| EP3745598A1 (en) | Circuit with analog-to-digital converters of different conversion resolutions | |
| JP3051788B2 (ja) | プログラマブルコントローラ | |
| JP2976418B2 (ja) | パターンマッチング処理装置 | |
| Morris et al. | Automatic implementation of computer logic | |
| JP2748404B2 (ja) | 2項データメモリ | |
| JP2001051827A (ja) | ソートプロセッサ及びソート処理回路 | |
| JP2923869B2 (ja) | イベント入力回路 | |
| JPS58146935A (ja) | ソ−ト処理装置 | |
| JPS63143624A (ja) | 多点アナログ信号入力方式 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20060425 |
|
| RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20060928 |
|
| RD02 | Notification of acceptance of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7422 Effective date: 20061213 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20061226 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20061226 |
|
| RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20061227 |
|
| RD02 | Notification of acceptance of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7422 Effective date: 20070511 |
|
| RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20070515 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20090721 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20090728 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20091222 |