JP2000194556A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2000194556A5 JP2000194556A5 JP1999365694A JP36569499A JP2000194556A5 JP 2000194556 A5 JP2000194556 A5 JP 2000194556A5 JP 1999365694 A JP1999365694 A JP 1999365694A JP 36569499 A JP36569499 A JP 36569499A JP 2000194556 A5 JP2000194556 A5 JP 2000194556A5
- Authority
- JP
- Japan
- Prior art keywords
- counter
- instruction
- value
- look
- register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 description 13
- 238000004590 computer program Methods 0.000 description 1
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US09/221,187 US6311266B1 (en) | 1998-12-23 | 1998-12-23 | Instruction look-ahead system and hardware |
| US09/221.187 | 1998-12-23 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2000194556A JP2000194556A (ja) | 2000-07-14 |
| JP2000194556A5 true JP2000194556A5 (enExample) | 2007-02-15 |
Family
ID=22826734
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP11365694A Pending JP2000194556A (ja) | 1998-12-23 | 1999-12-22 | 命令ルックアヘッドシステムおよびハ―ドウェア |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US6311266B1 (enExample) |
| EP (1) | EP1014261A1 (enExample) |
| JP (1) | JP2000194556A (enExample) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB2447907B (en) * | 2007-03-26 | 2009-02-18 | Imagination Tech Ltd | Processing long-latency instructions in a pipelined processor |
| US7779234B2 (en) * | 2007-10-23 | 2010-08-17 | International Business Machines Corporation | System and method for implementing a hardware-supported thread assist under load lookahead mechanism for a microprocessor |
| US9471317B2 (en) * | 2012-09-27 | 2016-10-18 | Texas Instruments Deutschland Gmbh | Execution of additional instructions in conjunction atomically as specified in instruction field |
| US9400653B2 (en) * | 2013-03-14 | 2016-07-26 | Samsung Electronics Co., Ltd. | System and method to clear and rebuild dependencies |
| US10185568B2 (en) | 2016-04-22 | 2019-01-22 | Microsoft Technology Licensing, Llc | Annotation logic for dynamic instruction lookahead distance determination |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5555384A (en) | 1989-12-01 | 1996-09-10 | Silicon Graphics, Inc. | Rescheduling conflicting issued instructions by delaying one conflicting instruction into the same pipeline stage as a third non-conflicting instruction |
| US5712996A (en) | 1993-03-15 | 1998-01-27 | Siemens Aktiengesellschaft | Process for dividing instructions of a computer program into instruction groups for parallel processing |
| US5933627A (en) * | 1996-07-01 | 1999-08-03 | Sun Microsystems | Thread switch on blocked load or store using instruction thread field |
| US6233599B1 (en) * | 1997-07-10 | 2001-05-15 | International Business Machines Corporation | Apparatus and method for retrofitting multi-threaded operations on a computer by partitioning and overlapping registers |
| US6223208B1 (en) * | 1997-10-03 | 2001-04-24 | International Business Machines Corporation | Moving data in and out of processor units using idle register/storage functional units |
| US6105051A (en) * | 1997-10-23 | 2000-08-15 | International Business Machines Corporation | Apparatus and method to guarantee forward progress in execution of threads in a multithreaded processor |
| KR100280460B1 (ko) * | 1998-04-08 | 2001-02-01 | 김영환 | 데이터 처리 장치 및 이의 복수의 스레드 처리 방법 |
-
1998
- 1998-12-23 US US09/221,187 patent/US6311266B1/en not_active Expired - Lifetime
-
1999
- 1999-12-22 EP EP99410182A patent/EP1014261A1/en not_active Withdrawn
- 1999-12-22 JP JP11365694A patent/JP2000194556A/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| DE69233412T2 (de) | Vorrichtung und Rechnerprogrammprodukt zur Ausführung von Verzweigungsbefehlen | |
| WO2003093982A8 (en) | System and method for linking speculative results of load operations to register values | |
| KR970016945A (ko) | 다중 인스트럭션 실행 방법 및 수퍼스칼라 마이크로프로세서 | |
| TW200935302A (en) | Enhanced microprocessor or microcontroller | |
| CN102063286A (zh) | 程序流控制 | |
| EP2215544B1 (en) | Enhanced microprocessor or microcontroller | |
| JP2000076105A5 (enExample) | ||
| WO1985001136A1 (en) | Processor with depictor-linked microcode and logic circuitry | |
| JP2000194556A5 (enExample) | ||
| JP2993975B2 (ja) | 中央演算処理装置 | |
| JP3923546B2 (ja) | Icカード | |
| EP2278453B1 (en) | Processor system with coprocessor | |
| JP2019511042A (ja) | レジスタ・アクセス制御 | |
| JP3211423B2 (ja) | 分岐命令実行方法および分岐命令実行装置 | |
| TWI339354B (en) | Microcontroller instruction set | |
| JP2000194556A (ja) | 命令ルックアヘッドシステムおよびハ―ドウェア | |
| JP2758624B2 (ja) | マイクロプログラムの調速方式 | |
| JP3211791B2 (ja) | ループ処理方式 | |
| JP2925720B2 (ja) | 命令実行方法 | |
| JPS6111850A (ja) | マイクロコンピユ−タシステム | |
| JP3638505B2 (ja) | シミュレーション装置及びマイクロプロセッサ用ソフトウェアシミュレーション方法 | |
| JPS62221736A (ja) | 仮想計算機システムの制御方法 | |
| JP3057732B2 (ja) | 情報処理装置 | |
| JP2559924B2 (ja) | プログラマブルコントローラ | |
| JPS62282331A (ja) | 演算処理装置 |