JP2000040953A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2000040953A5 JP2000040953A5 JP1998208410A JP20841098A JP2000040953A5 JP 2000040953 A5 JP2000040953 A5 JP 2000040953A5 JP 1998208410 A JP1998208410 A JP 1998208410A JP 20841098 A JP20841098 A JP 20841098A JP 2000040953 A5 JP2000040953 A5 JP 2000040953A5
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- macro cell
- transistor
- waveform shaping
- output terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 238000007493 shaping process Methods 0.000 claims 4
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10208410A JP2000040953A (ja) | 1998-07-23 | 1998-07-23 | マクロセル回路及び、マクロセルライブラリ |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10208410A JP2000040953A (ja) | 1998-07-23 | 1998-07-23 | マクロセル回路及び、マクロセルライブラリ |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2000040953A JP2000040953A (ja) | 2000-02-08 |
| JP2000040953A5 true JP2000040953A5 (enExample) | 2004-09-24 |
Family
ID=16555788
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP10208410A Withdrawn JP2000040953A (ja) | 1998-07-23 | 1998-07-23 | マクロセル回路及び、マクロセルライブラリ |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2000040953A (enExample) |
-
1998
- 1998-07-23 JP JP10208410A patent/JP2000040953A/ja not_active Withdrawn
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2004523879A5 (enExample) | ||
| KR930003556A (ko) | 점진적 턴-온 특성의 cmos 구동기 | |
| EP1199802A3 (en) | General-purpose logic module and cell using the same | |
| JP2001312893A5 (enExample) | ||
| JPH11214961A5 (enExample) | ||
| US6194914B1 (en) | Semiconductor integrated circuit capable of realizing logic functions | |
| JPH02263463A (ja) | 半導体集積回路 | |
| JP2871087B2 (ja) | フリップフロップ回路 | |
| JP2000040953A5 (enExample) | ||
| KR960706227A (ko) | 프로그램 가능 논리 장치(Combined programmable logic array and array logic) | |
| JPS5542332A (en) | Memory circuit | |
| Chang et al. | A novel low power low voltage full adder cell | |
| CN101212223B (zh) | 可编程开关矩阵 | |
| SU1277379A1 (ru) | Многофункциональный логический элемент | |
| Sailla et al. | Design and Validation of Low Power and High Efficient 2x4 Decoder with CMOS Technology | |
| JPH04145720A (ja) | 論理回路 | |
| JPH08116252A (ja) | 排他的論理和回路および排他的論理和の否定回路 | |
| JPH05300007A (ja) | 2入力or回路 | |
| JP2001117665A5 (enExample) | ||
| KR970055483A (ko) | Rs 래치 회로 | |
| JPH05300006A (ja) | 2入力and回路 | |
| JPH01181321A (ja) | 論理回路 | |
| JPH04145719A (ja) | 3値出力回路 | |
| JPH0377537B2 (enExample) | ||
| JPH06224739A (ja) | ゲート回路 |