IT8548362A0 - Memoria autocontrollantesi a lunghezza di parola programmabile in una matrice a porte con simmetria bidirezionale e metodo per controllare la memoria - Google Patents

Memoria autocontrollantesi a lunghezza di parola programmabile in una matrice a porte con simmetria bidirezionale e metodo per controllare la memoria

Info

Publication number
IT8548362A0
IT8548362A0 IT8548362A IT4836285A IT8548362A0 IT 8548362 A0 IT8548362 A0 IT 8548362A0 IT 8548362 A IT8548362 A IT 8548362A IT 4836285 A IT4836285 A IT 4836285A IT 8548362 A0 IT8548362 A0 IT 8548362A0
Authority
IT
Italy
Prior art keywords
memory
controling
ported
matrix
programmable self
Prior art date
Application number
IT8548362A
Other languages
English (en)
Other versions
IT1182069B (it
Inventor
Joseph L Angleton
Jeffery L Gutgsell
Original Assignee
Hughes Aircraft Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hughes Aircraft Co filed Critical Hughes Aircraft Co
Publication of IT8548362A0 publication Critical patent/IT8548362A0/it
Application granted granted Critical
Publication of IT1182069B publication Critical patent/IT1182069B/it

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/04—Addressing variable-length words or parts of words
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/10—Test algorithms, e.g. memory scan [MScan] algorithms; Test patterns, e.g. checkerboard patterns 
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/18—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/36—Data generation devices, e.g. data inverters
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1006—Data managing, e.g. manipulating data before writing or reading out, data bus switches or control circuits therefor
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/12—Group selection circuits, e.g. for memory block selection, chip selection, array selection
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
    • H01L27/118—Masterslice integrated circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/267—Reconfiguring circuits for testing, e.g. LSSD, partitioning

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Engineering & Computer Science (AREA)
  • Dram (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Static Random-Access Memory (AREA)
  • Semiconductor Memories (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Read Only Memory (AREA)
  • Memory System (AREA)
IT48362/85A 1984-07-18 1985-07-17 Memoria autocontrollantesi a lunghezza di parola programmabile in una matrice a porte con simmetria bidirezionale e metodo per controllare la memoria IT1182069B (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/632,099 US4724531A (en) 1984-07-18 1984-07-18 Gate array with bidirectional symmetry

Publications (2)

Publication Number Publication Date
IT8548362A0 true IT8548362A0 (it) 1985-07-17
IT1182069B IT1182069B (it) 1987-09-30

Family

ID=24534074

Family Applications (1)

Application Number Title Priority Date Filing Date
IT48362/85A IT1182069B (it) 1984-07-18 1985-07-17 Memoria autocontrollantesi a lunghezza di parola programmabile in una matrice a porte con simmetria bidirezionale e metodo per controllare la memoria

Country Status (14)

Country Link
US (1) US4724531A (it)
EP (1) EP0188431B2 (it)
JP (2) JPS61502789A (it)
KR (1) KR900000182B1 (it)
AU (2) AU560082B2 (it)
CA (1) CA1242276A (it)
DE (3) DE3486312T2 (it)
DK (1) DK324885A (it)
ES (1) ES8704039A1 (it)
IL (1) IL75514A (it)
IN (1) IN166001B (it)
IT (1) IT1182069B (it)
NO (1) NO168558C (it)
WO (1) WO1986001036A1 (it)

Families Citing this family (38)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61169941A (ja) * 1985-01-22 1986-07-31 Sony Corp 記憶装置
JPS61227289A (ja) * 1985-03-30 1986-10-09 Fujitsu Ltd 半導体記憶装置
KR910001534B1 (ko) * 1986-09-08 1991-03-15 가부시키가이샤 도시바 반도체기억장치
US4922441A (en) * 1987-01-19 1990-05-01 Ricoh Company, Ltd. Gate array device having a memory cell/interconnection region
DE3718182A1 (de) * 1987-05-29 1988-12-15 Siemens Ag Verfahren und anordnung zur ausfuehrung eines selbsttestes eines wortweise organisierten rams
US4849904A (en) * 1987-06-19 1989-07-18 International Business Machines Corporation Macro structural arrangement and method for generating macros for VLSI semiconductor circuit devices
JP2659095B2 (ja) * 1987-06-30 1997-09-30 富士通株式会社 ゲートアレイ及びメモリを有する半導体集積回路装置
US5062080A (en) * 1987-08-03 1991-10-29 Motorola, Inc. Method and apparatus for enabling a memory
US5230067A (en) * 1988-05-11 1993-07-20 Digital Equipment Corporation Bus control circuit for latching and maintaining data independently of timing event on the bus until new data is driven onto
NL194182C (nl) * 1988-07-23 2001-08-03 Samsung Electronics Co Ltd Randloze moederschijf-halfgeleiderinrichting.
US5027319A (en) * 1988-09-02 1991-06-25 Motorola, Inc. Gate array macro cell
US5146428A (en) * 1989-02-07 1992-09-08 Hitachi, Ltd. Single chip gate array
US5212652A (en) * 1989-08-15 1993-05-18 Advanced Micro Devices, Inc. Programmable gate array with improved interconnect structure
US5255203A (en) * 1989-08-15 1993-10-19 Advanced Micro Devices, Inc. Interconnect structure for programmable logic device
US5644496A (en) * 1989-08-15 1997-07-01 Advanced Micro Devices, Inc. Programmable logic device with internal time-constant multiplexing of signals from external interconnect buses
US5251228A (en) * 1989-12-05 1993-10-05 Vlsi Technology, Inc. Reliability qualification vehicle for application specific integrated circuits
US5210860A (en) * 1990-07-20 1993-05-11 Compaq Computer Corporation Intelligent disk array controller
US5270964A (en) * 1992-05-19 1993-12-14 Sun Microsystems, Inc. Single in-line memory module
DE4227281C1 (de) * 1992-08-18 1994-02-10 Siemens Ag Anordnung zum Testen eines Speichers nach dem Selbsttestprinzip
US5617534A (en) * 1994-02-16 1997-04-01 Intel Corporation Interface protocol for testing of a cache memory
US5502621A (en) * 1994-03-31 1996-03-26 Hewlett-Packard Company Mirrored pin assignment for two sided multi-chip layout
JPH09107048A (ja) 1995-03-30 1997-04-22 Mitsubishi Electric Corp 半導体パッケージ
US5689466A (en) * 1995-04-07 1997-11-18 National Semiconductor Corporation Built in self test (BIST) for multiple RAMs
US6041426A (en) * 1995-04-07 2000-03-21 National Semiconductor Corporation Built in self test BIST for RAMS using a Johnson counter as a source of data
US5552721A (en) * 1995-06-05 1996-09-03 International Business Machines Corporation Method and system for enhanced drive in programmmable gate arrays
US5767565A (en) * 1996-07-22 1998-06-16 Alliance Semiconductor Corporation Semiconductor devices having cooperative mode option at assembly stage and method thereof
US5805520A (en) * 1997-04-25 1998-09-08 Hewlett-Packard Company Integrated circuit address reconfigurability
JP3797810B2 (ja) 1998-11-30 2006-07-19 松下電器産業株式会社 半導体装置
JP2002083001A (ja) * 2000-09-06 2002-03-22 Hitachi Ltd 論理回路の設計方法及びそれに使用するセルライブラリ
US6470475B2 (en) * 2000-11-23 2002-10-22 Stmicroelectronics Ltd. Synthesizable synchronous static RAM
JP2003099414A (ja) * 2001-09-21 2003-04-04 Mitsubishi Electric Corp 半導体集積回路
KR100368021B1 (ko) * 2001-11-22 2003-01-15 주식회사 메리디안 맥상분석장치
US8176370B2 (en) * 2003-09-12 2012-05-08 Broadcom Corporation Method and system for direct access memory testing of an integrated circuit
US9003168B1 (en) * 2005-02-17 2015-04-07 Hewlett-Packard Development Company, L. P. Control system for resource selection between or among conjoined-cores
US7731558B2 (en) 2007-08-15 2010-06-08 Jon Capriola Illuminated toy building structures
KR101036233B1 (ko) * 2009-09-22 2011-05-20 광운대학교 산학협력단 이차 미분 맥파의 특징점 분포를 이용한 특징점 검출 방법 및 장치
US9972395B2 (en) * 2015-10-05 2018-05-15 Silicon Storage Technology, Inc. Row and column decoders comprising fully depleted silicon-on-insulator transistors for use in flash memory systems
US10719477B1 (en) * 2019-06-20 2020-07-21 Semiconductor Components Industries, Llc Methods and system for an integrated circuit

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2123040B1 (it) * 1970-05-29 1974-05-03 Cii
US3686640A (en) * 1970-06-25 1972-08-22 Cogar Corp Variable organization memory system
GB1440512A (en) * 1973-04-30 1976-06-23 Rca Corp Universal array using complementary transistors
US3999214A (en) * 1974-06-26 1976-12-21 Ibm Corporation Wireable planar integrated circuit chip structure
US4099253A (en) * 1976-09-13 1978-07-04 Dynage, Incorporated Random access memory with bit or byte addressing capability
DE2846890A1 (de) * 1978-10-27 1980-05-08 Siemens Ag Verfahren zur ueberpruefung von speichern mit wahlfreiem zugriff
DE2948159C2 (de) * 1979-11-29 1983-10-27 Siemens AG, 1000 Berlin und 8000 München Integrierter Speicherbaustein mit wählbaren Betriebsfunktionen
US4431928A (en) * 1981-06-22 1984-02-14 Hewlett-Packard Company Symmetrical programmable logic array
US4556947A (en) * 1982-08-23 1985-12-03 Motorola, Inc. Bi-directional switching circuit

Also Published As

Publication number Publication date
JPH07175719A (ja) 1995-07-14
DE3486320D1 (de) 1994-07-21
KR860001487A (ko) 1986-02-26
IL75514A0 (en) 1985-10-31
DK324885A (da) 1986-01-19
WO1986001036A1 (en) 1986-02-13
US4724531A (en) 1988-02-09
IL75514A (en) 1990-11-05
ES545316A0 (es) 1987-03-01
NO852621L (no) 1986-01-20
AU560082B2 (en) 1987-03-26
DE3486312D1 (de) 1994-07-07
AU4339585A (en) 1986-01-23
JPS61502789A (ja) 1986-11-27
EP0188431A1 (en) 1986-07-30
NO168558B (no) 1991-11-25
AU582939B2 (en) 1989-04-13
DE3486312T2 (de) 1994-09-22
IT1182069B (it) 1987-09-30
KR900000182B1 (ko) 1990-01-23
DE3486320T2 (de) 1994-10-06
IN166001B (it) 1990-02-24
DK324885D0 (da) 1985-07-17
CA1242276A (en) 1988-09-20
NO168558C (no) 1992-03-04
EP0188431B2 (en) 1994-08-17
ES8704039A1 (es) 1987-03-01
DE3483971D1 (de) 1991-02-21
EP0188431B1 (en) 1991-01-16
AU6769587A (en) 1987-04-30

Similar Documents

Publication Publication Date Title
IT8548362A0 (it) Memoria autocontrollantesi a lunghezza di parola programmabile in una matrice a porte con simmetria bidirezionale e metodo per controllare la memoria
DK379686D0 (da) Kommunikationsstyreenhed med en hukommelse med vilkaarlig adgang og flere porte
ES536351A0 (es) Una memoria electronica de pequena capacidad para usarse en una unidad central de proceso
DE3587344D1 (de) Vorrichtung mit programmierbarem festspeicher und speicheranordnung zu deren anwendung.
FR2559813B1 (fr) Poutre treillis precontrainte a elements en etat de flambage
DK338983D0 (da) Ovnfast artikel og materiale til fremstilling deraf
DK218390D0 (da) Superledende materiale og fremgangsmaade til fremstilling
DK512085A (da) Ildfast materiale og produkter fremstillet deraf
DK490388D0 (da) Materiale
DK165844C (da) Bundet, tekstilt, baneformet materiale og fremgangsmaade til fremstilling heraf
IT1232918B (it) Materiale composito con matrice di zirconia
IT8819296A0 (it) Metodo di analisi ad elementi finiti utilizzante una matrice massimizzata in larghezza di banda.
DK189085A (da) Netformet materiale og fremgangsmaade til fremstilling af samme
EP0319522A3 (en) Programmable word length memory in a gate array with bidirectional symmetry
FI893493A (fi) Menetelmä valvontaa varten aikavalitsimessa sekä valvontaelimellinen aikavalitsin
DK268088A (da) Ildfast materiale samt fremgangsmaade til fremstilling og anvendelse af dette
GB2167621B (en) Programmed matrix device
DK166139C (da) Beholder for skriftligt materiale
NO157052C (no) Korklignende materiale og fremgangsmÿte for fremstilling derav.
IT8482516A0 (it) Sfera sfaccettata in materiale trasparente.
IT8459326V0 (it) Sfera sfaccettata in materiale trasparente.
IT8449320A0 (it) Memoria ram asincrona a due porte
KR850007360U (ko) 선별장치를 부착한 한약재 절단기
IT1229398B (it) Materiale autoadesivo e metodo per fabbricarlo.
KR900010572A (ko) 멀티 프로세서에서 공통 메모리를 이용한 프로세서간의 통신방법