IT8168706A0 - Elaboratore elettronico con memoria locale ad accesso casuale indicizza ta - Google Patents

Elaboratore elettronico con memoria locale ad accesso casuale indicizza ta

Info

Publication number
IT8168706A0
IT8168706A0 IT8168706A IT6870681A IT8168706A0 IT 8168706 A0 IT8168706 A0 IT 8168706A0 IT 8168706 A IT8168706 A IT 8168706A IT 6870681 A IT6870681 A IT 6870681A IT 8168706 A0 IT8168706 A0 IT 8168706A0
Authority
IT
Italy
Prior art keywords
computer
random access
access memory
local random
indexed
Prior art date
Application number
IT8168706A
Other languages
English (en)
Other versions
IT1145635B (it
Inventor
Arthur B Barrow
Horace H Tsiang
Original Assignee
Wang Laboratories
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Wang Laboratories filed Critical Wang Laboratories
Publication of IT8168706A0 publication Critical patent/IT8168706A0/it
Application granted granted Critical
Publication of IT1145635B publication Critical patent/IT1145635B/it

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
    • G06F12/1036—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB] for multiple virtual address spaces, e.g. segmentation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
IT68706/81A 1980-12-29 1981-12-29 Elaboratore elettronico con memoria locale ad accesso casuale indicizzata IT1145635B (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/220,902 US4410941A (en) 1980-12-29 1980-12-29 Computer having an indexed local ram to store previously translated virtual addresses

Publications (2)

Publication Number Publication Date
IT8168706A0 true IT8168706A0 (it) 1981-12-29
IT1145635B IT1145635B (it) 1986-11-05

Family

ID=22825488

Family Applications (1)

Application Number Title Priority Date Filing Date
IT68706/81A IT1145635B (it) 1980-12-29 1981-12-29 Elaboratore elettronico con memoria locale ad accesso casuale indicizzata

Country Status (11)

Country Link
US (1) US4410941A (it)
JP (1) JPS57135493A (it)
BE (1) BE891653A (it)
CA (1) CA1165898A (it)
CH (1) CH657218A5 (it)
DE (1) DE3151745A1 (it)
FR (1) FR2497374B1 (it)
GB (1) GB2090448B (it)
IT (1) IT1145635B (it)
NL (1) NL192144C (it)
SE (1) SE445269B (it)

Families Citing this family (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4464713A (en) * 1981-08-17 1984-08-07 International Business Machines Corporation Method and apparatus for converting addresses of a backing store having addressable data storage devices for accessing a cache attached to the backing store
US4525778A (en) * 1982-05-25 1985-06-25 Massachusetts Computer Corporation Computer memory control
JPS6047624B2 (ja) * 1982-06-30 1985-10-22 富士通株式会社 アドレス変換制御方式
US4513371A (en) * 1982-07-29 1985-04-23 Ncr Corporation Computer interface apparatus using split-cycle lookahead addressing for faster access to paged memory
US4926316A (en) * 1982-09-29 1990-05-15 Apple Computer, Inc. Memory management unit with overlapping control for accessing main memory of a digital computer
US4524415A (en) * 1982-12-07 1985-06-18 Motorola, Inc. Virtual machine data processor
USRE37305E1 (en) * 1982-12-30 2001-07-31 International Business Machines Corporation Virtual memory address translation mechanism with controlled data persistence
DE3300223A1 (de) * 1983-01-05 1984-07-05 Siemens AG, 1000 Berlin und 8000 München Anordnung zur umwandlung einer virtuellen adresse in eine physikalische adresse fuer einen in seiten organisierten arbeitsspeicher einer datenverarbeitungsanlage
US4580217A (en) * 1983-06-22 1986-04-01 Ncr Corporation High speed memory management system and method
US4538241A (en) * 1983-07-14 1985-08-27 Burroughs Corporation Address translation buffer
US4747043A (en) * 1984-02-10 1988-05-24 Prime Computer, Inc. Multiprocessor cache coherence system
US4669043A (en) * 1984-02-17 1987-05-26 Signetics Corporation Memory access controller
US4873629A (en) * 1984-06-20 1989-10-10 Convex Computer Corporation Instruction processing unit for computer
US4757438A (en) * 1984-07-12 1988-07-12 Texas Instruments Incorporated Computer system enabling automatic memory management operations
EP0182501A3 (en) * 1984-11-20 1988-01-20 Tektronix, Inc. Memory mapping method and apparatus
US4835686A (en) * 1985-05-29 1989-05-30 Kabushiki Kaisha Toshiba Cache system adopting an LRU system, and magnetic disk controller incorporating it
US4972338A (en) * 1985-06-13 1990-11-20 Intel Corporation Memory management for microprocessor system
US4698749A (en) * 1985-10-18 1987-10-06 Gte Communication Systems Corporation RAM memory overlay gate array circuit
JPH0814803B2 (ja) * 1986-05-23 1996-02-14 株式会社日立製作所 アドレス変換方式
US4930065A (en) * 1987-08-20 1990-05-29 David Computer Corporation Automatic data channels for a computer system
US4937736A (en) * 1987-11-30 1990-06-26 International Business Machines Corporation Memory controller for protected memory with automatic access granting capability
US5155834A (en) * 1988-03-18 1992-10-13 Wang Laboratories, Inc. Reference and change table storage system for virtual memory data processing system having a plurality of processors accessing common memory
US5155826A (en) * 1988-12-05 1992-10-13 Fadem Richard J Memory paging method and apparatus
US5099415A (en) * 1989-02-15 1992-03-24 International Business Machines Guess mechanism for virtual address translation
US5644787A (en) * 1993-08-03 1997-07-01 Seiko Epson Corporation Apparatus for controlling data transfer between external interfaces through buffer memory using table data having transfer start address transfer count and unit selection parameter
US5479628A (en) * 1993-10-12 1995-12-26 Wang Laboratories, Inc. Virtual address translation hardware assist circuit and method
US5842225A (en) * 1995-02-27 1998-11-24 Sun Microsystems, Inc. Method and apparatus for implementing non-faulting load instruction
US5838893A (en) * 1996-12-26 1998-11-17 Microsoft Corporation Method and system for remapping physical memory
US5956754A (en) * 1997-03-03 1999-09-21 Data General Corporation Dynamic shared user-mode mapping of shared memory
KR100546403B1 (ko) * 2004-02-19 2006-01-26 삼성전자주식회사 감소된 메모리 버스 점유 시간을 가지는 시리얼 플레쉬메모리 컨트롤러
US7506009B2 (en) * 2005-01-28 2009-03-17 Dell Products Lp Systems and methods for accessing a shared storage network using multiple system nodes configured as server nodes
GB0505289D0 (en) * 2005-03-15 2005-04-20 Symbian Software Ltd Computing device with automated page based rem shadowing and method of operation
US20070039060A1 (en) * 2005-08-12 2007-02-15 Jamieson Georges E Methods and systems for programming secure data into programmable and irreversible cells
US9588902B2 (en) * 2012-12-04 2017-03-07 Advanced Micro Devices, Inc. Flexible page sizes for virtual memory

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3829840A (en) * 1972-07-24 1974-08-13 Ibm Virtual memory system
JPS51115737A (en) * 1975-03-24 1976-10-12 Hitachi Ltd Adress conversion versus control system
US3976978A (en) * 1975-03-26 1976-08-24 Honeywell Information Systems, Inc. Method of generating addresses to a paged memory
JPS52149444A (en) * 1976-06-08 1977-12-12 Fujitsu Ltd Multiplex virtual space processing data processing system
DE2641722C3 (de) * 1976-09-16 1981-10-08 Siemens AG, 1000 Berlin und 8000 München Hierarchisch geordnetes Speichersystem für eine datenverarbeitende Anlage mit virtueller Adressierung
JPS53121538A (en) * 1977-03-31 1978-10-24 Fujitsu Ltd Information processor

Also Published As

Publication number Publication date
SE8107831L (sv) 1982-06-30
NL192144C (nl) 1997-02-04
GB2090448A (en) 1982-07-07
GB2090448B (en) 1984-11-28
US4410941A (en) 1983-10-18
JPS57135493A (en) 1982-08-21
CH657218A5 (de) 1986-08-15
FR2497374B1 (fr) 1988-05-06
BE891653A (fr) 1982-04-16
FR2497374A1 (fr) 1982-07-02
NL8105849A (nl) 1982-07-16
IT1145635B (it) 1986-11-05
CA1165898A (en) 1984-04-17
NL192144B (nl) 1996-10-01
DE3151745C2 (it) 1991-05-16
JPH0425579B2 (it) 1992-05-01
DE3151745A1 (de) 1982-08-19
SE445269B (sv) 1986-06-09

Similar Documents

Publication Publication Date Title
IT8168706A0 (it) Elaboratore elettronico con memoria locale ad accesso casuale indicizza ta
IT1160500B (it) Memoria ad accesso casuale mosdinamica
FR2499291B1 (fr) Memoire statique
KR920007522A (ko) 다수의 반도체 메모리를 갖는 메모리 시스템
GB2093236B (en) Semiconductor random access memory arrangements
DE3177169D1 (de) Halbleiterspeicheranordnung.
JPS5368922A (en) Parallel access memory system
JPS5391538A (en) Memory access unit
DE3584694D1 (de) Dynamischer direktzugriffspeicher.
GB2028046B (en) Memory read/write circuits
DE3170944D1 (de) Non-volatile dynamic random access memory cell
IT8067197A0 (it) Dispositivo di memoria dinamica ad accesso casuale
JPS5386590A (en) Random access memory semiconductor
DE3585811D1 (de) Direktzugriffsspeicher.
DE3381546D1 (de) Statische speicherschaltung.
IT1151191B (it) Memoria di sola lettura programmabile elettricamente
DE3586064D1 (de) Dynamischer lese-schreib-direktzugriffsspeicher.
GB1558205A (en) Random access memory
DE3072204D1 (de) Halbleiterspeicheranordnung.
DE3581596D1 (de) Festwertspeicherschaltung.
JPS5570991A (en) Semiconductor highhspeed read*write memory unit
DE3277750D1 (de) Semi-conductor memory circuit
DE3382017D1 (de) Kompakter festwertspeicher mit reduzierter zugriffzeit.
BR7701807A (pt) Memoria de armazenamento em capacitor
IT1149263B (it) Memoria ad accesso multiplo

Legal Events

Date Code Title Description
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19971231