IT7926084A0 - Sistema di calcolo perfezionato. - Google Patents

Sistema di calcolo perfezionato.

Info

Publication number
IT7926084A0
IT7926084A0 IT7926084A IT2608479A IT7926084A0 IT 7926084 A0 IT7926084 A0 IT 7926084A0 IT 7926084 A IT7926084 A IT 7926084A IT 2608479 A IT2608479 A IT 2608479A IT 7926084 A0 IT7926084 A0 IT 7926084A0
Authority
IT
Italy
Prior art keywords
calculation system
improved calculation
improved
calculation
Prior art date
Application number
IT7926084A
Other languages
English (en)
Other versions
IT1165347B (it
Inventor
Neil Clair Berglund
James Robert Nieling
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of IT7926084A0 publication Critical patent/IT7926084A0/it
Application granted granted Critical
Publication of IT1165347B publication Critical patent/IT1165347B/it

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/273—Tester hardware, i.e. output processing circuits
    • G06F11/2733—Test interface between tester and unit under test

Landscapes

  • Engineering & Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Hardware Redundancy (AREA)
  • Exchange Systems With Centralized Control (AREA)
IT26084/79A 1978-10-23 1979-09-28 Sistema di calcolo perfezionato IT1165347B (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/953,673 US4268902A (en) 1978-10-23 1978-10-23 Maintenance interface for a service processor-central processing unit computer system

Publications (2)

Publication Number Publication Date
IT7926084A0 true IT7926084A0 (it) 1979-09-28
IT1165347B IT1165347B (it) 1987-04-22

Family

ID=25494374

Family Applications (1)

Application Number Title Priority Date Filing Date
IT26084/79A IT1165347B (it) 1978-10-23 1979-09-28 Sistema di calcolo perfezionato

Country Status (5)

Country Link
US (1) US4268902A (it)
EP (1) EP0010194B1 (it)
JP (1) JPS5832416B2 (it)
DE (1) DE2965204D1 (it)
IT (1) IT1165347B (it)

Families Citing this family (43)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4521858A (en) * 1980-05-20 1985-06-04 Technology Marketing, Inc. Flexible addressing and sequencing system for operand memory and control store using dedicated micro-address registers loaded solely from alu
US4467412A (en) * 1981-05-18 1984-08-21 Atari, Inc. Slave processor with clock controlled by internal ROM & master processor
JPS5916053A (ja) * 1982-07-16 1984-01-27 Nec Corp パイプライン演算装置
DE3274910D1 (en) * 1982-09-28 1987-02-05 Ibm Device for loading and reading different chains of bistable circuits in a data processing system
US4819166A (en) * 1983-08-31 1989-04-04 Amdahl Corporation Multimode scan apparatus
US5032783A (en) * 1985-10-23 1991-07-16 Texas Instruments Incorporated Test circuit and scan tested logic device with isolated data lines during testing
US5329471A (en) * 1987-06-02 1994-07-12 Texas Instruments Incorporated Emulation devices, systems and methods utilizing state machines
US6085336A (en) * 1987-06-02 2000-07-04 Texas Instruments Incorporated Data processing devices, systems and methods with mode driven stops
US6522985B1 (en) 1989-07-31 2003-02-18 Texas Instruments Incorporated Emulation devices, systems and methods utilizing state machines
EP0306211A3 (en) * 1987-09-04 1990-09-26 Digital Equipment Corporation Synchronized twin computer system
US5185877A (en) * 1987-09-04 1993-02-09 Digital Equipment Corporation Protocol for transfer of DMA data
US5684721A (en) * 1987-09-04 1997-11-04 Texas Instruments Incorporated Electronic systems and emulation and testing devices, cables, systems and methods
US5535331A (en) * 1987-09-04 1996-07-09 Texas Instruments Incorporated Processor condition sensing circuits, systems and methods
JPH0831074B2 (ja) * 1987-11-25 1996-03-27 株式会社日立製作所 チャネル制御方式
US5129078A (en) * 1988-08-19 1992-07-07 Groves Stanley E Dedicated service processor with inter-channel communication features
US6304987B1 (en) * 1995-06-07 2001-10-16 Texas Instruments Incorporated Integrated test circuit
JP2782361B2 (ja) * 1988-09-15 1998-07-30 株式会社デンソー 衝突検知装置
JPH02151926A (ja) * 1988-12-02 1990-06-11 Fujitsu Ltd 端末装置切替方式
JP3005250B2 (ja) 1989-06-30 2000-01-31 テキサス インスツルメンツ インコーポレイテツド バスモニター集積回路
US5805792A (en) * 1989-07-31 1998-09-08 Texas Instruments Incorporated Emulation devices, systems, and methods
US5153881A (en) * 1989-08-01 1992-10-06 Digital Equipment Corporation Method of handling errors in software
US5163138A (en) * 1989-08-01 1992-11-10 Digital Equipment Corporation Protocol for read write transfers via switching logic by transmitting and retransmitting an address
US5251227A (en) * 1989-08-01 1993-10-05 Digital Equipment Corporation Targeted resets in a data processor including a trace memory to store transactions
US5068780A (en) * 1989-08-01 1991-11-26 Digital Equipment Corporation Method and apparatus for controlling initiation of bootstrap loading of an operating system in a computer system having first and second discrete computing zones
US4972414A (en) * 1989-11-13 1990-11-20 International Business Machines Corporation Method and apparatus for detecting oscillator stuck faults in a level sensitive scan design (LSSD) system
US5079725A (en) * 1989-11-17 1992-01-07 Ibm Corporation Chip identification method for use with scan design systems and scan testing techniques
US5185745A (en) * 1990-05-14 1993-02-09 Prime Computer, Inc. Scan path diagnostic method
AU1893392A (en) * 1991-05-03 1992-12-21 Storage Technology Corporation Knowledge based resource management
US5390332A (en) * 1992-09-15 1995-02-14 Sun Microsystems, Inc. Method and apparatus for performing a takeover of a microprocessor
JP3563750B2 (ja) * 1992-10-16 2004-09-08 テキサス インスツルメンツ インコーポレイテツド アナログ回路のための走査に基づく試験
US6101457A (en) * 1992-10-29 2000-08-08 Texas Instruments Incorporated Test access port
JPH08314846A (ja) * 1995-05-23 1996-11-29 Kofu Nippon Denki Kk 一実装位置に多種装置接続可能な情報処理システム
US5964863A (en) * 1996-04-15 1999-10-12 Motorola, Inc. Method and apparatus for providing pipe fullness information external to a data processing system
US6408413B1 (en) 1998-02-18 2002-06-18 Texas Instruments Incorporated Hierarchical access of test access ports in embedded core integrated circuits
US6405335B1 (en) 1998-02-25 2002-06-11 Texas Instruments Incorporated Position independent testing of circuits
US6282600B1 (en) * 1998-08-14 2001-08-28 International Business Machines Corporation Method and apparatus of resolving conflicting register access requests from a service processor and system processor
US7058862B2 (en) 2000-05-26 2006-06-06 Texas Instruments Incorporated Selecting different 1149.1 TAP domains from update-IR state
US6728915B2 (en) 2000-01-10 2004-04-27 Texas Instruments Incorporated IC with shared scan cells selectively connected in scan path
US6769080B2 (en) 2000-03-09 2004-07-27 Texas Instruments Incorporated Scan circuit low power adapter with counter
US6961796B2 (en) * 2001-07-26 2005-11-01 Hewlett-Packard Development Company, L.P. Extendable bus interface
US20050210329A1 (en) * 2004-03-18 2005-09-22 Newisys, Inc. Facilitating system diagnostic functionality through selective quiescing of system component sensor devices
US9342362B2 (en) * 2012-06-15 2016-05-17 Nvidia Corporation Service-processor-centric computer architecture and method of operation thereof
US9542251B2 (en) * 2013-10-30 2017-01-10 Oracle International Corporation Error detection on a low pin count bus

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3585599A (en) * 1968-07-09 1971-06-15 Ibm Universal system service adapter
US3749845A (en) * 1971-08-27 1973-07-31 Bell Telephone Labor Inc Digital data communication system
US3898621A (en) * 1973-04-06 1975-08-05 Gte Automatic Electric Lab Inc Data processor system diagnostic arrangement
JPS5319502B2 (it) * 1973-12-03 1978-06-21
US3879710A (en) * 1974-03-01 1975-04-22 Rca Corp Data processor for a loop data communications system
US3988716A (en) * 1974-08-05 1976-10-26 Nasa Computer interface system
US4030072A (en) * 1974-12-18 1977-06-14 Xerox Corporation Computer system operation and control
US4023142A (en) * 1975-04-14 1977-05-10 International Business Machines Corporation Common diagnostic bus for computer systems to enable testing concurrently with normal system operation
US4041471A (en) * 1975-04-14 1977-08-09 Scientific Micro Systems, Inc. Data processing system including a plurality of programmed machines and particularly including a supervisor machine and an object machine
US4003033A (en) * 1975-12-22 1977-01-11 Honeywell Information Systems, Inc. Architecture for a microprogrammed device controller
US4057847A (en) * 1976-06-14 1977-11-08 Sperry Rand Corporation Remote controlled test interface unit
DE2715983C2 (de) * 1977-04-09 1983-12-29 Ibm Deutschland Gmbh, 7000 Stuttgart Schaltungsanordnung in einem Digitalrechner zur Überwachung und Prüfung des ordnungsgemäßen Betriebs des Digitalrechners
US4135662A (en) * 1977-06-15 1979-01-23 Pitney-Bowes, Inc. Operator prompting system
US4144448A (en) * 1977-11-29 1979-03-13 International Business Machines Corporation Asynchronous validity checking system and method for monitoring clock signals on separate electrical conductors

Also Published As

Publication number Publication date
EP0010194A1 (de) 1980-04-30
JPS5557928A (en) 1980-04-30
IT1165347B (it) 1987-04-22
US4268902A (en) 1981-05-19
EP0010194B1 (de) 1983-04-13
DE2965204D1 (en) 1983-05-19
JPS5832416B2 (ja) 1983-07-13

Similar Documents

Publication Publication Date Title
IT7926084A0 (it) Sistema di calcolo perfezionato.
IT7922706A0 (it) Sistema di rivelazione.
IT7921365A0 (it) Sistema di visualizzazione.
NO792277L (no) Marint stigeroersystem.
IT7919404A0 (it) Sistema di trasmissione.
IT7919447A0 (it) Sistema di identificazione personale.
IT7830729A0 (it) Sistema di posizionamento perfezionato.
NL7902653A (nl) Draaistel-veerstelsel.
IT7928065A0 (it) Sistema di vernici.
BR7905919A (pt) Sistema hidralico
BR7905244A (pt) Sistema de processamento
IT7925481A0 (it) Sistema radar.
IT7925647A0 (it) Impianto radar.
BR7905931A (pt) Sistema de empilhamento
NL7903229A (nl) Radarstelsel.
BR7905918A (pt) Sistema hidraulico
NO147338C (no) Neddykkbart baeresystem.
NL7812668A (nl) Lasergyroscoopstelsel.
IT7920431A0 (it) Impianto di centrifugazione.
NO784009L (no) Profilsystem.
BR7906480A (pt) Sistema de computador
NL7812634A (nl) Konstruktiestelsel.
IT7922703A0 (it) Sistema operatore di valvole.
IT7924219A0 (it) Spostamento. sistema di trasduttore di
NL7901541A (nl) Direkt-verhit kathodestelsel.

Legal Events

Date Code Title Description
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19930929