IT1244349B - Sistema per la riduzione del rumore di fase introdotto dalla rete sdh (synchronous digital hierarchy) mediante giustificazione di puntatore e circuiti integrati per l'implementazione del sistema. - Google Patents
Sistema per la riduzione del rumore di fase introdotto dalla rete sdh (synchronous digital hierarchy) mediante giustificazione di puntatore e circuiti integrati per l'implementazione del sistema.Info
- Publication number
- IT1244349B IT1244349B IT02249590A IT2249590A IT1244349B IT 1244349 B IT1244349 B IT 1244349B IT 02249590 A IT02249590 A IT 02249590A IT 2249590 A IT2249590 A IT 2249590A IT 1244349 B IT1244349 B IT 1244349B
- Authority
- IT
- Italy
- Prior art keywords
- sdh
- network
- integrated circuits
- noise reduction
- phase noise
- Prior art date
Links
- 230000001360 synchronised effect Effects 0.000 title 1
- VLCQZHSMCYCDJL-UHFFFAOYSA-N tribenuron methyl Chemical compound COC(=O)C1=CC=CC=C1S(=O)(=O)NC(=O)N(C)C1=NC(C)=NC(OC)=N1 VLCQZHSMCYCDJL-UHFFFAOYSA-N 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q11/00—Selecting arrangements for multiplex systems
- H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
- H04Q11/0428—Integrated services digital network, i.e. systems for transmission of different types of digitised signals, e.g. speech, data, telecentral, television signals
- H04Q11/0478—Provisions for broadband connections
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
- H03L7/0991—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider
- H03L7/0994—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider comprising an accumulator
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/07—Synchronising arrangements using pulse stuffing for systems with different or fluctuating information rates or bit rates
- H04J3/076—Bit and byte stuffing, e.g. SDH/PDH desynchronisers, bit-leaking
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J2203/00—Aspects of optical multiplex systems other than those covered by H04J14/05 and H04J14/07
- H04J2203/0001—Provisions for broadband connections in integrated services digital network using frames of the Optical Transport Network [OTN] or using synchronous transfer mode [STM], e.g. SONET, SDH
- H04J2203/0089—Multiplexing, e.g. coding, scrambling, SONET
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Time-Division Multiplex Systems (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
IT02249590A IT1244349B (it) | 1990-12-21 | 1990-12-21 | Sistema per la riduzione del rumore di fase introdotto dalla rete sdh (synchronous digital hierarchy) mediante giustificazione di puntatore e circuiti integrati per l'implementazione del sistema. |
ES91122023T ES2118734T3 (es) | 1990-12-21 | 1991-12-20 | Metodo para reducir el ruido de fase introducido en una red de tipo sdh que utiliza una justificacion por indicador y circuitos integrados apropiados para la realizacion de dicho metodo. |
EP91122023A EP0492549B1 (en) | 1990-12-21 | 1991-12-20 | Method for the reduction of phase noise introduced by the SDH network (synchronous digital hierarchy network) by pointer justification and integrated circuits for the implementation of the method |
DE69129794T DE69129794T2 (de) | 1990-12-21 | 1991-12-20 | Verfahren zur Reduzierung von Phasenrauschen verursacht in einem SDH-Netzwerk mittels Zeichenstopftechnik, und integrierte Schaltungen geeignet zur Implementierung dieses Verfahrens |
JP35504991A JP3273510B2 (ja) | 1990-12-21 | 1991-12-20 | 位相ノイズの軽減方法 |
US08/247,607 US5774509A (en) | 1990-12-21 | 1994-05-23 | Method for the reduction of phase noise introduced by the SDH network (Synchronous Digital Hierarchy Network) by pointer justification and integrated circuits for the implementation of the method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
IT02249590A IT1244349B (it) | 1990-12-21 | 1990-12-21 | Sistema per la riduzione del rumore di fase introdotto dalla rete sdh (synchronous digital hierarchy) mediante giustificazione di puntatore e circuiti integrati per l'implementazione del sistema. |
Publications (3)
Publication Number | Publication Date |
---|---|
IT9022495A0 IT9022495A0 (it) | 1990-12-21 |
IT9022495A1 IT9022495A1 (it) | 1992-06-21 |
IT1244349B true IT1244349B (it) | 1994-07-08 |
Family
ID=11197041
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
IT02249590A IT1244349B (it) | 1990-12-21 | 1990-12-21 | Sistema per la riduzione del rumore di fase introdotto dalla rete sdh (synchronous digital hierarchy) mediante giustificazione di puntatore e circuiti integrati per l'implementazione del sistema. |
Country Status (5)
Country | Link |
---|---|
EP (1) | EP0492549B1 (it) |
JP (1) | JP3273510B2 (it) |
DE (1) | DE69129794T2 (it) |
ES (1) | ES2118734T3 (it) |
IT (1) | IT1244349B (it) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB9405748D0 (en) * | 1994-03-23 | 1994-05-11 | Plessey Telecomm | Complementary justification algorithm |
EP0702465A1 (fr) * | 1994-09-13 | 1996-03-20 | T.R.T. Telecommunications Radioelectriques Et Telephoniques | Système de transmission et équipement de multiplexage-démultiplexage impliquant un flux d'éléments binaires pouvant être justifié |
JP3398593B2 (ja) | 1998-03-18 | 2003-04-21 | 富士通株式会社 | ペイロード相対位置変更要求装置及びそれを含む伝送装置 |
-
1990
- 1990-12-21 IT IT02249590A patent/IT1244349B/it active IP Right Grant
-
1991
- 1991-12-20 DE DE69129794T patent/DE69129794T2/de not_active Expired - Lifetime
- 1991-12-20 JP JP35504991A patent/JP3273510B2/ja not_active Expired - Fee Related
- 1991-12-20 EP EP91122023A patent/EP0492549B1/en not_active Expired - Lifetime
- 1991-12-20 ES ES91122023T patent/ES2118734T3/es not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
DE69129794T2 (de) | 1999-04-08 |
JP3273510B2 (ja) | 2002-04-08 |
EP0492549A3 (en) | 1993-01-20 |
ES2118734T3 (es) | 1998-10-01 |
EP0492549A2 (en) | 1992-07-01 |
IT9022495A1 (it) | 1992-06-21 |
JPH0568029A (ja) | 1993-03-19 |
IT9022495A0 (it) | 1990-12-21 |
DE69129794D1 (de) | 1998-08-20 |
EP0492549B1 (en) | 1998-07-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE69107891D1 (de) | Phasenregelschleifenschaltung. | |
DE69128498D1 (de) | Wiedereinrichtung einer Synchron-Digital-Multiplexhierarchie | |
FR2660818B1 (fr) | Relais-commutateur de trames pour reseau numerique asynchrone. | |
ES2146576T3 (es) | Disposicion de bucle con enganche de pase. | |
IT8222752A0 (it) | Circuiti filtro digitali. | |
DE59310215D1 (de) | Übertragungssystem der synchronen digitalen Hierarchie | |
DE3677922D1 (de) | Digitale phasenverriegelte schleifenschaltungen. | |
IT1244349B (it) | Sistema per la riduzione del rumore di fase introdotto dalla rete sdh (synchronous digital hierarchy) mediante giustificazione di puntatore e circuiti integrati per l'implementazione del sistema. | |
GR3007799T3 (it) | ||
DE59003079D1 (de) | Digitaler Phasenregelkreis. | |
IT1233424B (it) | Circuito antirimbalzo per circuiti digitali. | |
ITMI920108A1 (it) | Metodo per la realizzazione di una rete di connessione per segnali appartenenti alla gerarchia sincrona sdh (synchronous digital hierarchy), e circuiti integrati per l'implementazione del metodo | |
DE59007574D1 (de) | Digitale Fernsprecheinrichtung. | |
DE59102068D1 (de) | Fliegerhose. | |
DE68918203D1 (de) | Vorspannungsgenerator für statische CMOS-Schaltungen. | |
DE69111504D1 (de) | Verzerrungsausgleichende Differenzschaltung. | |
IT1244350B (it) | Metodo per la riduzione del rumore di fase introdotto nella resincronizzazione di segnali digitali mediante giustificazione, e circuiti integrati per l'implementazione del metodo | |
DE59300245D1 (de) | Schaumarme oberflächenaktive Verbindungen. | |
ES2152926T3 (es) | Metodo y aparato para conversion a/d y d/a. | |
IT8422270A0 (it) | Comparatore lineare per circuiti interfonici integrabile ad alta sensibilita'. | |
JPS537147A (en) | Multiplex loop bus system | |
IT8222857A0 (it) | Circuiti filtro digitali. | |
DK0549591T3 (da) | Faselåst kredsløb til formindskelse af jitter i et digitalt multiplekssystem | |
ITMI913304A0 (it) | Metodo architettura e circuiti per la multiplazione di piu' tributari plesiocroni a 2.048 mb/s in una trama stm-1 della gerarchia sincrona | |
IT8223307A0 (it) | Circuito integrato per la generazione di segnali ad inviluppo, mediante manipolazione di tasti. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
0001 | Granted | ||
TA | Fee payment date (situation as of event date), data collected since 19931001 |
Effective date: 19971128 |