ITMI920108A1 - Metodo per la realizzazione di una rete di connessione per segnali appartenenti alla gerarchia sincrona sdh (synchronous digital hierarchy), e circuiti integrati per l'implementazione del metodo - Google Patents

Metodo per la realizzazione di una rete di connessione per segnali appartenenti alla gerarchia sincrona sdh (synchronous digital hierarchy), e circuiti integrati per l'implementazione del metodo

Info

Publication number
ITMI920108A1
ITMI920108A1 IT000108A ITMI920108A ITMI920108A1 IT MI920108 A1 ITMI920108 A1 IT MI920108A1 IT 000108 A IT000108 A IT 000108A IT MI920108 A ITMI920108 A IT MI920108A IT MI920108 A1 ITMI920108 A1 IT MI920108A1
Authority
IT
Italy
Prior art keywords
hierarchy
sdh
creation
implementing
integrated circuits
Prior art date
Application number
IT000108A
Other languages
English (en)
Inventor
Alberto Lometti
Romano Valussi
Original Assignee
Alcatel Italia
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Alcatel Italia filed Critical Alcatel Italia
Priority to ITMI920108A priority Critical patent/IT1258805B/it
Publication of ITMI920108A0 publication Critical patent/ITMI920108A0/it
Priority to EP93100617A priority patent/EP0552694B1/en
Priority to ES93100617T priority patent/ES2167320T3/es
Priority to DE69331402T priority patent/DE69331402T2/de
Priority to AU31852/93A priority patent/AU661087B2/en
Publication of ITMI920108A1 publication Critical patent/ITMI920108A1/it
Application granted granted Critical
Publication of IT1258805B publication Critical patent/IT1258805B/it

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q11/00—Selecting arrangements for multiplex systems
    • H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
    • H04Q11/06—Time-space-time switching
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/16—Time-division multiplex systems in which the time allocation to individual channels within a transmission cycle is variable, e.g. to accommodate varying complexity of signals, to vary number of channels transmitted
    • H04J3/1605—Fixed allocated frame structures
    • H04J3/1611—Synchronous digital hierarchy [SDH] or SONET

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Small-Scale Networks (AREA)
  • Multi Processors (AREA)
ITMI920108A 1992-01-22 1992-01-22 Metodo per la realizzazione di una rete di connessione per segnali appartenenti alla gerarchia sincrona sdh (synchronous digital hierarchy), e circuiti integrati per l'implementazione del metodo IT1258805B (it)

Priority Applications (5)

Application Number Priority Date Filing Date Title
ITMI920108A IT1258805B (it) 1992-01-22 1992-01-22 Metodo per la realizzazione di una rete di connessione per segnali appartenenti alla gerarchia sincrona sdh (synchronous digital hierarchy), e circuiti integrati per l'implementazione del metodo
EP93100617A EP0552694B1 (en) 1992-01-22 1993-01-16 Method and circuits for realizing a modular digital cross-connect network
ES93100617T ES2167320T3 (es) 1992-01-22 1993-01-16 Metodo y circuitos para realizar una red modular digital de conexion cruzada.
DE69331402T DE69331402T2 (de) 1992-01-22 1993-01-16 Verfahren und Schaltungen zur Realisierung eines digitalen und modularen Querverbindungsnetzes
AU31852/93A AU661087B2 (en) 1992-01-22 1993-01-18 A connection network for synchronous digital hierarchy signals

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
ITMI920108A IT1258805B (it) 1992-01-22 1992-01-22 Metodo per la realizzazione di una rete di connessione per segnali appartenenti alla gerarchia sincrona sdh (synchronous digital hierarchy), e circuiti integrati per l'implementazione del metodo

Publications (3)

Publication Number Publication Date
ITMI920108A0 ITMI920108A0 (it) 1992-01-22
ITMI920108A1 true ITMI920108A1 (it) 1993-07-22
IT1258805B IT1258805B (it) 1996-02-29

Family

ID=11361627

Family Applications (1)

Application Number Title Priority Date Filing Date
ITMI920108A IT1258805B (it) 1992-01-22 1992-01-22 Metodo per la realizzazione di una rete di connessione per segnali appartenenti alla gerarchia sincrona sdh (synchronous digital hierarchy), e circuiti integrati per l'implementazione del metodo

Country Status (5)

Country Link
EP (1) EP0552694B1 (it)
AU (1) AU661087B2 (it)
DE (1) DE69331402T2 (it)
ES (1) ES2167320T3 (it)
IT (1) IT1258805B (it)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FI97843C (fi) * 1995-03-20 1997-02-25 Nokia Telecommunications Oy Menetelmä reittivarmistussignaalien kytkemiseksi digitaalisessa ristikytkimessä
FI97842C (fi) * 1995-03-20 1997-02-25 Nokia Telecommunications Oy Digitaalisen ristikytkimen konfigurointi
JP3216886B2 (ja) 1996-12-11 2001-10-09 インターナシヨナル・ビジネス・マシーンズ・コーポレーション ディジタル交差接続及び追加／除去マルチプレキシング装置
US6108333A (en) * 1998-02-25 2000-08-22 Lucent Technologies Inc. Nonblocking synchronous digital hierarchy column cross-point switch
US8711882B2 (en) 2011-12-23 2014-04-29 Lsi Corporation Reframing circuitry with virtual container drop and insert functionality to support circuit emulation protocols

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2228834B (en) * 1989-02-22 1992-12-23 Stc Plc Transmission networks

Also Published As

Publication number Publication date
AU661087B2 (en) 1995-07-13
ITMI920108A0 (it) 1992-01-22
EP0552694B1 (en) 2002-01-02
DE69331402T2 (de) 2002-08-22
EP0552694A2 (en) 1993-07-28
EP0552694A3 (en) 1995-01-25
AU3185293A (en) 1993-07-29
IT1258805B (it) 1996-02-29
DE69331402D1 (de) 2002-02-07
ES2167320T3 (es) 2002-05-16

Similar Documents

Publication Publication Date Title
DE69128498T2 (de) Wiedereinrichtung einer Synchron-Digital-Multiplexhierarchie
DE69529478T2 (de) Sdh/sonet-interface
DE69221101D1 (de) Desynchronisierer von synchronen digitalen Signalen zu asynchronen digitalen Signalen
ITRM920258A1 (it) Metodo di gestione di messaggi radiotelefonici emessi a bassa potenza.
DE69528928T2 (de) Zweifaserring mit auswählender Schutzfunktion für Synchrone Digitale Hierarchie (SDH)
DE59209158D1 (de) Übertragungsverfahren und -system für die digitale Synchron-Hierarchie
AU8897591A (en) Method of ensuring that each node of a private telecommunication network is synchronized to the best at all available clock at all times and network
ES2146576T3 (es) Disposicion de bucle con enganche de pase.
ITMI920108A1 (it) Metodo per la realizzazione di una rete di connessione per segnali appartenenti alla gerarchia sincrona sdh (synchronous digital hierarchy), e circuiti integrati per l'implementazione del metodo
DE59310215D1 (de) Übertragungssystem der synchronen digitalen Hierarchie
DK228489A (da) Fremgangsmaade til indfoerelse af et asynkront 139 264 kbit/s-signal i et 155 530 kbit/s-signal
CA1331639C (en) Process for coupling and uncoupling signals into and out of the sub-areas of supplementary signals of transport modules of a synchronous digital signal hierarchy
IT8319945A0 (it) Metodo per la sincronizzazione di fase di una centrale di transito in una rete di telecomunicazioni digitale.
EP0525770A3 (en) Method and apparatus for renewing au-4 and tu-3 pointers of synchronous digital hierarchy
ITMI921807A1 (it) Metodo per la cellizzazione e la decellizzazione di unita' tributarie in una trama stm-1 di una rete di comunicazioni del tipo a gerarchia digitale sincrona (sdh)
IT9022495A0 (it) Sistema per la riduzione del rumore di fase introdotto dalla rete sdh (synchronous digital hierarchy) mediante giustificazione di puntatore e circuiti integrati per l'implementazione del sistema
ES2085883T3 (es) Circuito para la adaptacion de las velocidades de bits de dos señales.
IT1170204B (it) Impianto di commutazione per stabilire connessioni a divisione di tempo fra una pluralita' di circuiti
EP0966122A3 (en) Method and device for improving flexibility and transparency at the nodes of synchronous hierarchy data transport networks
ITMI913304A1 (it) Metodo, architettura e circuiti per la multiplazione di piu' tributari plesiocroni a 2. 048 mb/s in una trama stm-1 della gerarchia sincrona
DK399287D0 (da) Telekommunikationscentraludstyr indbefattende flerpartlinier, der anvender digital netvaerksteknik for integreret tjeneste
KR0143007B1 (ko) 전전자 교환기의 stm-1 프래임 매퍼
IT1275266B (it) Metodo e circuiti per la interpretazione del puntatore in dispositivi della gerarchia numerica sincrona sdh
CA2063930A1 (en) Synchronous digital signal to asynchronous digital signal desynchronizer
Appelmann et al. Flexibility in broadband networks

Legal Events

Date Code Title Description
0001 Granted
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19981231