IL309011A - Method for producing a semiconductor structure comprising a useful layer made of silicon carbide, with improved electrical properties - Google Patents

Method for producing a semiconductor structure comprising a useful layer made of silicon carbide, with improved electrical properties

Info

Publication number
IL309011A
IL309011A IL309011A IL30901123A IL309011A IL 309011 A IL309011 A IL 309011A IL 309011 A IL309011 A IL 309011A IL 30901123 A IL30901123 A IL 30901123A IL 309011 A IL309011 A IL 309011A
Authority
IL
Israel
Prior art keywords
semiconductor structure
layer
donor substrate
fabrication process
process according
Prior art date
Application number
IL309011A
Other languages
English (en)
Hebrew (he)
Inventor
Drouin Alexis
Gaudin Gweltaz
Rouchier S?Verin
Schwarzenbach Walter
WIDIEZ Julie
Rolland Emmanuel
Original Assignee
Soitec Silicon On Insulator
Commissariat Energie Atomique
Drouin Alexis
Gaudin Gweltaz
Rouchier S?Verin
Schwarzenbach Walter
WIDIEZ Julie
Rolland Emmanuel
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Soitec Silicon On Insulator, Commissariat Energie Atomique, Drouin Alexis, Gaudin Gweltaz, Rouchier S?Verin, Schwarzenbach Walter, WIDIEZ Julie, Rolland Emmanuel filed Critical Soitec Silicon On Insulator
Publication of IL309011A publication Critical patent/IL309011A/en

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P10/00—Bonding of wafers, substrates or parts of devices
    • H10P10/12—Bonding of semiconductor wafers or semiconductor substrates to semiconductor wafers or semiconductor substrates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P90/00—Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
    • H10P90/19—Preparing inhomogeneous wafers
    • H10P90/1904—Preparing vertically inhomogeneous wafers
    • H10P90/1906—Preparing SOI wafers
    • H10P90/1914—Preparing SOI wafers using bonding
    • H10P90/1916—Preparing SOI wafers using bonding with separation or delamination along an ion implanted layer, e.g. Smart-cut
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/83—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge
    • H10D62/832—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge being Group IV materials comprising two or more elements, e.g. SiGe
    • H10D62/8325—Silicon carbide
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P10/00—Bonding of wafers, substrates or parts of devices
    • H10P10/12—Bonding of semiconductor wafers or semiconductor substrates to semiconductor wafers or semiconductor substrates
    • H10P10/128—Bonding of semiconductor wafers or semiconductor substrates to semiconductor wafers or semiconductor substrates by direct semiconductor to semiconductor bonding
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P50/00—Etching of wafers, substrates or parts of devices
    • H10P50/60—Wet etching
    • H10P50/64—Wet etching of semiconductor materials
    • H10P50/642—Chemical etching
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P52/00—Grinding, lapping or polishing of wafers, substrates or parts of devices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P90/00—Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P90/00—Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
    • H10P90/19—Preparing inhomogeneous wafers
    • H10P90/1904—Preparing vertically inhomogeneous wafers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/10—Isolation regions comprising dielectric materials
    • H10W10/181—Semiconductor-on-insulator [SOI] isolation regions, e.g. buried oxide regions of SOI wafers

Landscapes

  • Recrystallisation Techniques (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
IL309011A 2021-06-03 2022-05-25 Method for producing a semiconductor structure comprising a useful layer made of silicon carbide, with improved electrical properties IL309011A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
FR2105848A FR3123759B1 (fr) 2021-06-03 2021-06-03 Procede de fabrication d’une structure semi-conductrice comprenant une couche utile en carbure de silicium aux proprietes electriques ameliorees
PCT/FR2022/051000 WO2022254131A1 (fr) 2021-06-03 2022-05-25 Procede de fabrication d'une structure semi-conductrice comprenant une couche utile en carbure de silicium aux proprietes electriques ameliorees

Publications (1)

Publication Number Publication Date
IL309011A true IL309011A (en) 2024-01-01

Family

ID=77519224

Family Applications (1)

Application Number Title Priority Date Filing Date
IL309011A IL309011A (en) 2021-06-03 2022-05-25 Method for producing a semiconductor structure comprising a useful layer made of silicon carbide, with improved electrical properties

Country Status (9)

Country Link
US (1) US20240312831A1 (https=)
EP (1) EP4348701B1 (https=)
JP (1) JP2024521573A (https=)
KR (1) KR20240067221A (https=)
CN (1) CN118302839A (https=)
FR (1) FR3123759B1 (https=)
IL (1) IL309011A (https=)
TW (1) TW202303968A (https=)
WO (1) WO2022254131A1 (https=)

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6387375B2 (ja) * 2016-07-19 2018-09-05 株式会社サイコックス 半導体基板
EP3584821B1 (en) * 2017-02-16 2025-03-12 Shin-Etsu Chemical Co., Ltd. Compound semiconductor laminate substrate, method for manufacturing same, and semiconductor element

Also Published As

Publication number Publication date
US20240312831A1 (en) 2024-09-19
WO2022254131A1 (fr) 2022-12-08
TW202303968A (zh) 2023-01-16
CN118302839A (zh) 2024-07-05
FR3123759A1 (fr) 2022-12-09
KR20240067221A (ko) 2024-05-16
EP4348701B1 (fr) 2025-06-25
JP2024521573A (ja) 2024-06-03
EP4348701C0 (fr) 2025-06-25
FR3123759B1 (fr) 2023-06-23
EP4348701A1 (fr) 2024-04-10

Similar Documents

Publication Publication Date Title
KR100752467B1 (ko) 마이크로 전자 부품용 기판 처리 방법 및 이 방법에 의해얻어진 기판
US8772875B2 (en) Semiconductor on glass substrate with stiffening layer
EP1872388B1 (en) A method of bonding two wafers made out of materials selected from semiconductor materials
US20180261496A1 (en) High resistivity silicon-on-insulator substrate comprising a charge trapping layer formed by he-n2 co-implantation
KR101335713B1 (ko) 접합 기판의 제조방법 및 접합 기판
TW201705382A (zh) 用於絕緣體上半導體結構之製造之熱穩定電荷捕捉層
CN115088063B (zh) 用于制造包括位于由SiC制成的载体衬底上的由单晶SiC制成的薄层的复合结构的方法
US9209069B2 (en) Method of manufacturing high resistivity SOI substrate with reduced interface conductivity
KR20220038695A (ko) 다결정 sic로 이루어진 캐리어 기판 상에 단결정 sic의 박층을 포함하는 복합 구조체의 제조 방법
CN115715425B (zh) 与非常高的温度兼容的可分离临时衬底以及从所述衬底转移工作层的方法
EP2705529A1 (fr) Procede de formation d'une fracture dans un materiau
CN114730699A (zh) 制造包括位于由SiC制成的载体基板上的单晶SiC薄层的复合结构的方法
KR102923584B1 (ko) 전기 전도성 본딩 계면을 포함하는 반도체 구조물 및 관련 생산 공정
KR20150037896A (ko) Sos 기판의 제조 방법 및 sos 기판
US20240312831A1 (en) Method for producing a semiconductor structure comprising a useful layer made of silicon carbide, with improved electrical properties
US12550636B2 (en) Support substrate made of silicon suitable for radiofrequency applications and associated manufacturing method
EP3652780A1 (en) Method of manufacture of a semiconductor on insulator structure
TW202139260A (zh) 製造包含支撐基板上之單晶薄層之複合結構的方法
KR102843010B1 (ko) 두 개의 반도체 기판을 접합하기 위한 방법
JP2021097173A (ja) 接合ウェーハ及びその製造方法
TW202536938A (zh) 用於製造碳化矽同質磊晶層以能夠限制ｂｐｄ缺陷形成之方法及相關複合結構
KR20240167080A (ko) 지지 기판 상에 박막을 전사하는 방법
KR20090107919A (ko) 접합 기판의 제조 방법