IL134222A - Multi-port internally cached drams - Google Patents

Multi-port internally cached drams

Info

Publication number
IL134222A
IL134222A IL13422298A IL13422298A IL134222A IL 134222 A IL134222 A IL 134222A IL 13422298 A IL13422298 A IL 13422298A IL 13422298 A IL13422298 A IL 13422298A IL 134222 A IL134222 A IL 134222A
Authority
IL
Israel
Prior art keywords
message
dram
data
array
resource
Prior art date
Application number
IL13422298A
Other languages
English (en)
Other versions
IL134222A0 (en
Original Assignee
Nexabit Networks Llc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nexabit Networks Llc filed Critical Nexabit Networks Llc
Publication of IL134222A0 publication Critical patent/IL134222A0/xx
Publication of IL134222A publication Critical patent/IL134222A/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Dram (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Information Transfer Systems (AREA)
  • Multi Processors (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
IL13422298A 1997-07-28 1998-07-23 Multi-port internally cached drams IL134222A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/901,502 US6212597B1 (en) 1997-07-28 1997-07-28 Apparatus for and method of architecturally enhancing the performance of a multi-port internally cached (AMPIC) DRAM array and like
PCT/IB1998/001121 WO1999005604A1 (fr) 1997-07-28 1998-07-23 Dram a plusieurs ports a antememoire interne

Publications (2)

Publication Number Publication Date
IL134222A0 IL134222A0 (en) 2001-04-30
IL134222A true IL134222A (en) 2004-07-25

Family

ID=25414315

Family Applications (1)

Application Number Title Priority Date Filing Date
IL13422298A IL134222A (en) 1997-07-28 1998-07-23 Multi-port internally cached drams

Country Status (10)

Country Link
US (1) US6212597B1 (fr)
EP (1) EP1015989B1 (fr)
JP (1) JP4046943B2 (fr)
CN (1) CN1159655C (fr)
AU (1) AU748133B2 (fr)
CA (1) CA2297836C (fr)
DE (1) DE69810132T2 (fr)
HK (1) HK1030281A1 (fr)
IL (1) IL134222A (fr)
WO (1) WO1999005604A1 (fr)

Families Citing this family (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7251249B2 (en) * 2000-01-26 2007-07-31 Tundra Semiconductor Corporation Integrated high speed switch router using a multiport architecture
US7016349B1 (en) * 2000-09-29 2006-03-21 Cypress Semiconductor Corp. Logic for generating multicast/unicast address (es)
US6604176B1 (en) * 2000-12-21 2003-08-05 Emc Corporation Data storage system having plural fault domains
US6706402B2 (en) 2001-07-25 2004-03-16 Nantero, Inc. Nanotube films and articles
US7566478B2 (en) * 2001-07-25 2009-07-28 Nantero, Inc. Methods of making carbon nanotube films, layers, fabrics, ribbons, elements and articles
US6643165B2 (en) 2001-07-25 2003-11-04 Nantero, Inc. Electromechanical memory having cell selection circuitry constructed with nanotube technology
US6835591B2 (en) * 2001-07-25 2004-12-28 Nantero, Inc. Methods of nanotube films and articles
US6919592B2 (en) * 2001-07-25 2005-07-19 Nantero, Inc. Electromechanical memory array using nanotube ribbons and method for making same
US6574130B2 (en) * 2001-07-25 2003-06-03 Nantero, Inc. Hybrid circuit having nanotube electromechanical memory
US6567329B2 (en) 2001-08-28 2003-05-20 Intel Corporation Multiple word-line accessing and accessor
US7176505B2 (en) * 2001-12-28 2007-02-13 Nantero, Inc. Electromechanical three-trace junction devices
US6784028B2 (en) * 2001-12-28 2004-08-31 Nantero, Inc. Methods of making electromechanical three-trace junction devices
US7335395B2 (en) * 2002-04-23 2008-02-26 Nantero, Inc. Methods of using pre-formed nanotubes to make carbon nanotube films, layers, fabrics, ribbons, elements and articles
US7738496B1 (en) 2002-12-31 2010-06-15 Cypress Semiconductor Corporation Device that provides the functionality of dual-ported memory using single-ported memory for multiple clock domains
CN100390755C (zh) * 2003-10-14 2008-05-28 中国科学院计算技术研究所 含有显式高速缓冲存储器的计算机微体系结构
US7934057B1 (en) 2003-12-24 2011-04-26 Cypress Semiconductor Corporation Logic for implementing a dual clock domain read access with predictable timing for bi-directional inputs/outputs
JP2005327062A (ja) * 2004-05-14 2005-11-24 Oki Electric Ind Co Ltd 入出力端子装置の制御方法及び入出力端子装置
JP4565981B2 (ja) * 2004-11-29 2010-10-20 ソニー・エリクソン・モバイルコミュニケーションズ株式会社 不揮発性メモリのデータ保存方法、コンピュータプログラムおよび携帯端末
TWI530791B (zh) 2007-01-10 2016-04-21 木比爾半導體股份有限公司 用於改善外部計算裝置效能的調適性記憶體系統
US8145809B1 (en) 2007-03-09 2012-03-27 Cypress Semiconductor Corporation Busy detection logic for asynchronous communication port
JP5599969B2 (ja) 2008-03-19 2014-10-01 ピーエスフォー ルクスコ エスエイアールエル マルチポートメモリ、および該マルチポートメモリを備えるコンピュータシステム
JP5449686B2 (ja) * 2008-03-21 2014-03-19 ピーエスフォー ルクスコ エスエイアールエル マルチポートメモリ及びそのマルチポートメモリを用いたシステム
US9514069B1 (en) 2012-05-24 2016-12-06 Schwegman, Lundberg & Woessner, P.A. Enhanced computer processor and memory management architecture
WO2013184139A1 (fr) 2012-06-08 2013-12-12 Hewlett-Packard Development Company, L.P. Accès à une mémoire
MA41915A (fr) * 2015-04-07 2018-02-13 Benjamin Gittins Unités de requête de transfert de mémoire programmable
US12072807B2 (en) 2018-06-05 2024-08-27 Rambus Inc. Storage and access of data and tags in a multi-way set associative cache
CN109857342B (zh) * 2019-01-16 2021-07-13 盛科网络（苏州）有限公司 一种数据读写方法及装置、交换芯片及存储介质
WO2020190841A1 (fr) 2019-03-18 2020-09-24 Rambus Inc. Application de système de composant de mémoire dram à mode de mémoire cache

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6339763U (fr) * 1986-08-30 1988-03-15
JPH0834481B2 (ja) * 1989-07-03 1996-03-29 日本電気株式会社 パケット交換機
JPH0554655A (ja) * 1991-08-22 1993-03-05 Nec Corp 半導体メモリ装置
JP2947664B2 (ja) * 1992-03-30 1999-09-13 株式会社東芝 画像専用半導体記憶装置
US5581773A (en) * 1992-05-12 1996-12-03 Glover; Michael A. Massively parallel SIMD processor which selectively transfers individual contiguously disposed serial memory elements
JP3104429B2 (ja) * 1992-10-08 2000-10-30 株式会社日立製作所 コピー機能を有する共通バッファ形ａｔｍスイッチ及びそのコピー方法
US5442747A (en) * 1993-09-27 1995-08-15 Auravision Corporation Flexible multiport multiformat burst buffer
WO1996007139A1 (fr) * 1994-09-01 1996-03-07 Mcalpine Gary L Systeme de memoire a sorties multiples et a interfaces tampon de lecture et ecriture
JPH08241186A (ja) * 1995-03-07 1996-09-17 Fujitsu Ltd バッファメモリ管理ユニット及びバッファメモリ管理方法
WO1997011419A2 (fr) * 1995-09-08 1997-03-27 Shablamm Computer, Inc. Memoire vive synchrone a ports multiples
US5875470A (en) * 1995-09-28 1999-02-23 International Business Machines Corporation Multi-port multiple-simultaneous-access DRAM chip
US5799209A (en) * 1995-12-29 1998-08-25 Chatter; Mukesh Multi-port internally cached DRAM system utilizing independent serial interfaces and buffers arbitratively connected under a dynamic configuration

Also Published As

Publication number Publication date
CN1266517A (zh) 2000-09-13
US6212597B1 (en) 2001-04-03
EP1015989B1 (fr) 2002-12-11
CN1159655C (zh) 2004-07-28
HK1030281A1 (en) 2001-04-27
AU748133B2 (en) 2002-05-30
DE69810132D1 (de) 2003-01-23
DE69810132T2 (de) 2003-11-06
CA2297836C (fr) 2006-04-11
IL134222A0 (en) 2001-04-30
EP1015989A1 (fr) 2000-07-05
CA2297836A1 (fr) 1999-02-04
WO1999005604A1 (fr) 1999-02-04
JP4046943B2 (ja) 2008-02-13
AU8236798A (en) 1999-02-16
JP2001511559A (ja) 2001-08-14

Similar Documents

Publication Publication Date Title
AU748133B2 (en) Multi-port internally cached drams
JP4024875B2 (ja) 異なるデータ・レートで動作するネットワーク・ポートに関して、共用メモリへのアクセスを調停する方法および装置
JP3899085B2 (ja) ネットワーク装置
EP1045558B1 (fr) Système de commutation à division temporelle (TDM) avec une structure de mémoire large
US6795886B1 (en) Interconnect switch method and apparatus
EP0848891B1 (fr) Commutateur et procede et appareil de commutation
US5875189A (en) Method and apparatus for multicast of ATM cells
EP0714534B1 (fr) Interface pour memoire commune a plusieurs acces, et procede associe
US6697362B1 (en) Distributed switch memory architecture
US6138219A (en) Method of and operating architectural enhancement for multi-port internally cached dynamic random access memory (AMPIC DRAM) systems, eliminating external control paths and random memory addressing, while providing zero bus contention for DRAM access
US7535898B2 (en) Distributed switch memory architecture
US7675930B2 (en) Chip circuit for combined and data compressed FIFO arbitration for a non-blocking switch
US7130301B2 (en) Self-route expandable multi-memory packet switch with distributed scheduling means
KR100310568B1 (ko) 랜덤액세스메모리장치,랜덤액세스메모리제어기,랜덤액세스메모리의동시판독및기록방법
US7254139B2 (en) Data transmission system with multi-memory packet switch
KR100388342B1 (ko) 비동기 및 동기 프로토콜을 갖는 멀티 포트 메모리
US20070101045A1 (en) Efficient Utilization of Shared Buffer Memory and Method for Operating the Same
US6314489B1 (en) Methods and systems for storing cell data using a bank of cell buffers
US7130302B2 (en) Self-route expandable multi-memory packet switch

Legal Events

Date Code Title Description
FF Patent granted
KB Patent renewed
MM9K Patent not in force due to non-payment of renewal fees