IL127474A0 - Method and apparatus for phase rotation in a phase locked loop - Google Patents

Method and apparatus for phase rotation in a phase locked loop

Info

Publication number
IL127474A0
IL127474A0 IL12747498A IL12747498A IL127474A0 IL 127474 A0 IL127474 A0 IL 127474A0 IL 12747498 A IL12747498 A IL 12747498A IL 12747498 A IL12747498 A IL 12747498A IL 127474 A0 IL127474 A0 IL 127474A0
Authority
IL
Israel
Prior art keywords
phase
locked loop
rotation
phase locked
phase rotation
Prior art date
Application number
IL12747498A
Other languages
English (en)
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of IL127474A0 publication Critical patent/IL127474A0/xx

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/135—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals by the use of time reference signals, e.g. clock signals
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
    • H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
    • H03L7/0814—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the phase shifting device being digitally controlled
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H03L7/0991—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator being a digital oscillator, e.g. composed of a fixed oscillator followed by a variable frequency divider

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
IL12747498A 1998-01-07 1998-12-09 Method and apparatus for phase rotation in a phase locked loop IL127474A0 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US09/004,133 US6014047A (en) 1998-01-07 1998-01-07 Method and apparatus for phase rotation in a phase locked loop

Publications (1)

Publication Number Publication Date
IL127474A0 true IL127474A0 (en) 1999-10-28

Family

ID=21709332

Family Applications (1)

Application Number Title Priority Date Filing Date
IL12747498A IL127474A0 (en) 1998-01-07 1998-12-09 Method and apparatus for phase rotation in a phase locked loop

Country Status (7)

Country Link
US (1) US6014047A (xx)
JP (1) JP3121583B2 (xx)
KR (1) KR19990066804A (xx)
CN (1) CN1155155C (xx)
CA (1) CA2254637C (xx)
DE (1) DE19852457C2 (xx)
IL (1) IL127474A0 (xx)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10013633A1 (de) * 2000-03-18 2001-09-20 Inst Halbleiterphysik Gmbh Statischer Frequenzteiler mit umschaltbarem Teilerverhältnis
US6914953B2 (en) * 2000-12-28 2005-07-05 International Business Machines Corporation Multiphase clock recovery using D-type phase detector
US6819728B2 (en) * 2000-12-28 2004-11-16 International Business Machines Corporation Self-correcting multiphase clock recovery
KR100500663B1 (ko) * 2002-11-18 2005-07-12 한국전자통신연구원 직교신호 발생기를 이용한 선택적 결합기형 디지털위상변위기
US7624297B2 (en) * 2006-12-13 2009-11-24 International Business Machines Corporation Architecture for a physical interface of a high speed front side bus
US8615205B2 (en) * 2007-12-18 2013-12-24 Qualcomm Incorporated I-Q mismatch calibration and method
US8970272B2 (en) * 2008-05-15 2015-03-03 Qualcomm Incorporated High-speed low-power latches
US8712357B2 (en) * 2008-11-13 2014-04-29 Qualcomm Incorporated LO generation with deskewed input oscillator signal
US8718574B2 (en) 2008-11-25 2014-05-06 Qualcomm Incorporated Duty cycle adjustment for a local oscillator signal
US8847638B2 (en) * 2009-07-02 2014-09-30 Qualcomm Incorporated High speed divide-by-two circuit
EP2278714B1 (en) * 2009-07-02 2015-09-16 Nxp B.V. Power stage
US8791740B2 (en) 2009-07-16 2014-07-29 Qualcomm Incorporated Systems and methods for reducing average current consumption in a local oscillator path
US8854098B2 (en) 2011-01-21 2014-10-07 Qualcomm Incorporated System for I-Q phase mismatch detection and correction
US8552783B2 (en) 2011-06-10 2013-10-08 International Business Machines Corporation Programmable delay generator and cascaded interpolator
US9154077B2 (en) 2012-04-12 2015-10-06 Qualcomm Incorporated Compact high frequency divider
US8867592B2 (en) 2012-05-09 2014-10-21 Nxp B.V. Capacitive isolated voltage domains
CN107863950B (zh) * 2017-12-11 2023-10-27 许昌学院 一种双路输出频率可调时钟信号发生器
CN117672298A (zh) * 2022-08-31 2024-03-08 长鑫存储技术有限公司 存储器的时钟架构及存储器

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2128824C3 (de) * 1971-06-09 1974-03-07 Linde Ag, 6200 Wiesbaden Geklebter Plattenwärmetauscher
US4489289A (en) * 1982-04-08 1984-12-18 The United States Of America As Represented By The Secretary Of The Air Force Saw oscillator with digital compensation for temperature related frequency changes
US4893271A (en) * 1983-11-07 1990-01-09 Motorola, Inc. Synthesized clock microcomputer with power saving
US4715049A (en) * 1986-03-12 1987-12-22 American Telephone And Telegraph Company, At&T Bell Laboratories Clock recovery and retiming scheme with saw filter phase trimming to achieve desired system phase adjustment
US4801818A (en) * 1986-05-28 1989-01-31 Siemens Aktiengesellschaft Clock regeneration circuit
US5179574A (en) * 1986-09-29 1993-01-12 Kabushiki Kaisha Kenwood Spread PN code signal receiver
DE3635429A1 (de) * 1986-10-17 1988-04-21 Siemens Ag Phasenregelkreis
US4903228A (en) * 1988-11-09 1990-02-20 International Business Machines Corporation Single cycle merge/logic unit
US5166952A (en) * 1990-05-24 1992-11-24 Cylink Corporation Method and apparatus for the reception and demodulation of spread spectrum radio signals
US5253268A (en) * 1990-05-24 1993-10-12 Cylink Corporation Method and apparatus for the correlation of sample bits of spread spectrum radio signals
US5150078A (en) * 1991-11-29 1992-09-22 Hughes Aircraft Company Low noise fine frequency step synthesizer
SE469616B (sv) * 1991-12-23 1993-08-02 Ellemtel Utvecklings Ab Anordning foer foerskjutning av fasen hos en klocksignal samt saett och anordning foer taktaatervinning hos en digital datasignal
US5317284A (en) * 1993-02-08 1994-05-31 Hughes Aircraft Company Wide band, low noise, fine step tuning, phase locked loop frequency synthesizer
US5349310A (en) * 1993-06-09 1994-09-20 Alcatel Network Systems, Inc. Digitally controlled fractional frequency synthesizer
US5526380A (en) * 1994-06-07 1996-06-11 Texas Instruments Incorporated First-order loop control configuration for a phase-rotator based clock synchronization circuit
JP2669347B2 (ja) * 1994-06-15 1997-10-27 日本電気株式会社 クロック信号抽出回路
US5491439A (en) * 1994-08-31 1996-02-13 International Business Machines Corporation Method and apparatus for reducing jitter in a phase locked loop circuit
KR100193862B1 (ko) * 1996-03-19 1999-06-15 윤종용 안정된 주파수를 얻기 위한 주파수변환기
JPH1065527A (ja) * 1996-08-21 1998-03-06 Nec Corp 位相同期発振回路
US5889829A (en) * 1997-01-07 1999-03-30 Microchip Technology Incorporated Phase locked loop with improved lock time and stability

Also Published As

Publication number Publication date
DE19852457A1 (de) 1999-07-08
KR19990066804A (ko) 1999-08-16
DE19852457C2 (de) 2002-07-11
CA2254637C (en) 2003-07-22
CN1222791A (zh) 1999-07-14
US6014047A (en) 2000-01-11
CA2254637A1 (en) 1999-07-07
JP3121583B2 (ja) 2001-01-09
JPH11316616A (ja) 1999-11-16
CN1155155C (zh) 2004-06-23

Similar Documents

Publication Publication Date Title
IL127474A0 (en) Method and apparatus for phase rotation in a phase locked loop
GB2344006B (en) Phase lock loop and method therefor
AU1779001A (en) Method and apparatus for automatically generating a phase lock loop (pll)
AU1118400A (en) Method and apparatus for power throttling in a microprocessor using a closed loop feedback system
HUP0104805A3 (en) Method and apparatus for introducing in continuous a substance in liquid phase into plastics granules
GB2353617B (en) A method and apparatus for hardware block locking in a nonvolatile memory
GB2285189B (en) Filtering device in a phase locked loop controller
HUP9904663A3 (en) Apparatus and method for constructing a rotatable label device
KR960001580B1 (en) Phase combing method and apparatus for use in a diversity
SI1354795T1 (en) Method and apparatus for transporting a fine powder
HUP9901834A3 (en) Method and apparatus for supplying foil bags
SG45543A1 (en) Phase locked loop system and method for use in a data channel
HK1030978A1 (en) Method and apparatus for shipping super frozen materials
AU5075696A (en) Method and apparatus for achieving fast phase-settling in a phase-locked loop
EP0731564A3 (en) Method and apparatus for determining a division ratio in a digital phase locked loop
GB2273406B (en) Phase adjustment method and apparatus for use in a clock recovery circuit
GB2330966B (en) Phase detection apparatus and method
AU1933201A (en) Method and apparatus for rotating the phase of a complex psk signal
GB9920405D0 (en) Multiphase turbo machine for improved phase mixing and associated method
SG81312A1 (en) Frame phase synchronous system and a method thereof
HK1051073A1 (zh) 一種對時間維中網絡系統進行推測和圖形管理的方法和裝置
HUP0003983A3 (en) Method and device for generating a variable spindle rotation
GB2253749B (en) Method for fast frequency acquisition in a phase locked loop
EP0620651A3 (en) Method and apparatus for standby recovery in a phase locked loop.
EP0818081A4 (en) METHOD AND APPARATUS FOR CONTROLLING A FRACTION-N SYNTHESIZER IN A TIME-DIVISION MULTIPLE ACCESS NETWORK