IL124905A - Processor that supports code size reduction - Google Patents
Processor that supports code size reductionInfo
- Publication number
- IL124905A IL124905A IL12490598A IL12490598A IL124905A IL 124905 A IL124905 A IL 124905A IL 12490598 A IL12490598 A IL 12490598A IL 12490598 A IL12490598 A IL 12490598A IL 124905 A IL124905 A IL 124905A
- Authority
- IL
- Israel
- Prior art keywords
- constant
- instruction
- register
- value
- stored
- Prior art date
Links
- 230000009467 reduction Effects 0.000 title description 5
- 238000012545 processing Methods 0.000 claims description 65
- 238000000034 method Methods 0.000 claims description 59
- 238000005204 segregation Methods 0.000 claims 6
- 238000010276 construction Methods 0.000 description 52
- 230000004048 modification Effects 0.000 description 42
- 238000012986 modification Methods 0.000 description 42
- 238000010586 diagram Methods 0.000 description 22
- 238000012546 transfer Methods 0.000 description 19
- 230000002093 peripheral effect Effects 0.000 description 18
- 230000006870 function Effects 0.000 description 11
- 230000008569 process Effects 0.000 description 8
- 238000003780 insertion Methods 0.000 description 5
- 230000037431 insertion Effects 0.000 description 5
- 230000008859 change Effects 0.000 description 4
- 238000006073 displacement reaction Methods 0.000 description 4
- 230000000694 effects Effects 0.000 description 4
- 230000007704 transition Effects 0.000 description 4
- 230000001343 mnemonic effect Effects 0.000 description 3
- 238000010200 validation analysis Methods 0.000 description 2
- 230000004913 activation Effects 0.000 description 1
- 230000002730 additional effect Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 238000012217 deletion Methods 0.000 description 1
- 230000037430 deletion Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000004044 response Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/32—Address formation of the next instruction, e.g. by incrementing the instruction counter
- G06F9/322—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address
- G06F9/324—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address using program counter relative addressing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30098—Register arrangements
- G06F9/30101—Special purpose registers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
- G06F9/3016—Decoding the operand specifier, e.g. specifier format
- G06F9/30167—Decoding the operand specifier, e.g. specifier format of immediate specifier, e.g. constants
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/32—Address formation of the next instruction, e.g. by incrementing the instruction counter
- G06F9/322—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/32—Address formation of the next instruction, e.g. by incrementing the instruction counter
- G06F9/322—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address
- G06F9/323—Address formation of the next instruction, e.g. by incrementing the instruction counter for non-sequential address for indirect branch instructions
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/461—Saving or restoring of program or task context
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Executing Machine-Instructions (AREA)
- Advance Control (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP15904997A JP3670801B2 (ja) | 1997-06-16 | 1997-06-16 | プロセッサ |
JP23435697A JPH1173331A (ja) | 1997-08-29 | 1997-08-29 | プロセッサおよびコンテキストの退避または復帰の方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
IL124905A0 IL124905A0 (en) | 1999-01-26 |
IL124905A true IL124905A (en) | 2001-09-13 |
Family
ID=26485967
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
IL12490598A IL124905A (en) | 1997-06-16 | 1998-06-15 | Processor that supports code size reduction |
Country Status (8)
Country | Link |
---|---|
US (1) | US6219779B1 (ko) |
EP (1) | EP0897147A3 (ko) |
KR (1) | KR100618247B1 (ko) |
CN (1) | CN1269052C (ko) |
IL (1) | IL124905A (ko) |
MY (1) | MY126508A (ko) |
SG (1) | SG66480A1 (ko) |
TW (1) | TW393623B (ko) |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3790607B2 (ja) * | 1997-06-16 | 2006-06-28 | 松下電器産業株式会社 | Vliwプロセッサ |
JP3327818B2 (ja) * | 1997-08-29 | 2002-09-24 | 松下電器産業株式会社 | プログラム変換装置及び記録媒体 |
US6412063B1 (en) * | 1999-04-02 | 2002-06-25 | Via-Cyrix, Inc. | Multiple-operand instruction in a two operand pipeline and processor employing the same |
JP2001142695A (ja) * | 1999-10-01 | 2001-05-25 | Hitachi Ltd | 記憶場所への定数のロード方法、宛先記憶場所への定数のロード方法、レジスタへの定数のロード方法、符号ビット数の決定方法、2進数の正規化方法、及びコンピュータシステム内の命令 |
US6950669B2 (en) | 2000-07-05 | 2005-09-27 | Telefonaktiebolaget Lm Ericsson (Publ) | Power control algorithm for packet data based on queue/channel utilization |
US7941651B1 (en) * | 2002-06-27 | 2011-05-10 | Intel Corporation | Method and apparatus for combining micro-operations to process immediate data |
EP1378824A1 (en) * | 2002-07-02 | 2004-01-07 | STMicroelectronics S.r.l. | A method for executing programs on multiple processors and corresponding processor system |
US8006071B2 (en) | 2004-03-31 | 2011-08-23 | Altera Corporation | Processors operable to allow flexible instruction alignment |
EP2041645B1 (en) * | 2006-07-11 | 2016-12-07 | Freescale Semiconductor, Inc. | Microprocessor and method for register addressing therein |
KR20090027358A (ko) * | 2007-09-12 | 2009-03-17 | 엘지이노텍 주식회사 | 디지털 지상파 및 케이블 복합튜너 |
GB2486905A (en) * | 2010-12-30 | 2012-07-04 | Cambridge Silicon Radio Ltd | Amalgamating instructions by replacing unencoded space |
JP6214142B2 (ja) * | 2012-10-09 | 2017-10-18 | キヤノン株式会社 | 情報処理装置、情報処理方法およびプログラム |
US10540148B2 (en) * | 2014-06-12 | 2020-01-21 | Oracle International Corporation | Complex constants |
JP6372250B2 (ja) * | 2014-08-25 | 2018-08-15 | サンケン電気株式会社 | 演算処理装置 |
US10297003B2 (en) | 2015-09-21 | 2019-05-21 | Qualcomm Incorporated | Efficient saving and restoring of context information for context switches |
TWI707272B (zh) * | 2019-04-10 | 2020-10-11 | 瑞昱半導體股份有限公司 | 可執行指令的電子裝置以及指令執行方法 |
Family Cites Families (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3979725A (en) * | 1973-08-06 | 1976-09-07 | Xerox Corporation | Multi-way program branching circuits |
US4107781A (en) * | 1976-10-27 | 1978-08-15 | Texas Instruments Incorporated | Electronic calculator or microprocessor with indirect addressing |
US4740893A (en) * | 1985-08-07 | 1988-04-26 | International Business Machines Corp. | Method for reducing the time for switching between programs |
US5001662A (en) * | 1989-04-28 | 1991-03-19 | Apple Computer, Inc. | Method and apparatus for multi-gauge computation |
JPH0353328A (ja) * | 1989-07-20 | 1991-03-07 | Hitachi Ltd | レジスタ退避回復方法ならびに処理装置 |
JP2835103B2 (ja) * | 1989-11-01 | 1998-12-14 | 富士通株式会社 | 命令指定方法及び命令実行方式 |
JPH05197545A (ja) | 1991-12-10 | 1993-08-06 | Mitsubishi Electric Corp | マイクロコンピュータ |
US5442576A (en) * | 1994-05-26 | 1995-08-15 | Motorola, Inc. | Multibit shifting apparatus, data processor using same, and method therefor |
JPH08161169A (ja) | 1994-12-09 | 1996-06-21 | Toshiba Corp | Vliw方式の計算機システム及びvliwの解釈・実行方法 |
US5966514A (en) * | 1995-05-31 | 1999-10-12 | Matsushita Electric Industrial Co., Ltd. | Microprocessor for supporting reduction of program codes in size |
JPH0954693A (ja) | 1995-08-11 | 1997-02-25 | Toshiba Corp | Vliwプロセッサ |
JP3658072B2 (ja) * | 1996-02-07 | 2005-06-08 | 株式会社ルネサステクノロジ | データ処理装置およびデータ処理方法 |
US5890009A (en) * | 1996-12-12 | 1999-03-30 | International Business Machines Corporation | VLIW architecture and method for expanding a parcel |
JP3578883B2 (ja) * | 1997-01-31 | 2004-10-20 | 三菱電機株式会社 | データ処理装置 |
-
1998
- 1998-06-12 US US09/097,214 patent/US6219779B1/en not_active Expired - Lifetime
- 1998-06-15 EP EP98304702A patent/EP0897147A3/en not_active Withdrawn
- 1998-06-15 TW TW087109488A patent/TW393623B/zh not_active IP Right Cessation
- 1998-06-15 IL IL12490598A patent/IL124905A/en not_active IP Right Cessation
- 1998-06-16 MY MYPI98002691A patent/MY126508A/en unknown
- 1998-06-16 CN CNB981172768A patent/CN1269052C/zh not_active Expired - Lifetime
- 1998-06-16 SG SG1998001440A patent/SG66480A1/en unknown
- 1998-06-16 KR KR1019980022513A patent/KR100618247B1/ko not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
IL124905A0 (en) | 1999-01-26 |
CN1204089A (zh) | 1999-01-06 |
TW393623B (en) | 2000-06-11 |
KR19990007024A (ko) | 1999-01-25 |
US6219779B1 (en) | 2001-04-17 |
MY126508A (en) | 2006-10-31 |
KR100618247B1 (ko) | 2006-10-24 |
EP0897147A2 (en) | 1999-02-17 |
CN1269052C (zh) | 2006-08-09 |
EP0897147A3 (en) | 2001-10-10 |
SG66480A1 (en) | 1999-07-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6085306A (en) | Processor for executing highly efficient VLIW | |
US5922066A (en) | Multifunction data aligner in wide data width processor | |
US6490673B1 (en) | Processor, compiling apparatus, and compile program recorded on a recording medium | |
JP2816248B2 (ja) | データプロセッサ | |
US6219779B1 (en) | Constant reconstructing processor which supports reductions in code size | |
KR100705507B1 (ko) | 확장가능한 프로세서 아키텍처에 진보된 명령어들을부가하는 방법 및 장치 | |
US20010021970A1 (en) | Data processor | |
KR100254008B1 (ko) | 2개의 명령을 동시에 실행할 수 있는 데이타 프로세서 | |
EP1267257A2 (en) | Conditional execution per data path slice | |
US6195740B1 (en) | Constant reconstructing processor that execute an instruction using an operand divided between instructions | |
JP2004094959A (ja) | 拡張ワード寸法及びアドレス空間を有する逆互換性コンピュータアーキテクチュア | |
US6209080B1 (en) | Constant reconstruction processor that supports reductions in code size and processing time | |
JP3670801B2 (ja) | プロセッサ | |
JP2004005733A (ja) | Vliwプロセッサ | |
JP2000099329A (ja) | プロセッサ |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
KB | Patent renewed | ||
KB | Patent renewed | ||
KB | Patent renewed | ||
KB | Patent renewed | ||
EXP | Patent expired |