HK59696A - Device with self-amplifying dynamic mos transistor storage cells - Google Patents
Device with self-amplifying dynamic mos transistor storage cells Download PDFInfo
- Publication number
- HK59696A HK59696A HK59696A HK59696A HK59696A HK 59696 A HK59696 A HK 59696A HK 59696 A HK59696 A HK 59696A HK 59696 A HK59696 A HK 59696A HK 59696 A HK59696 A HK 59696A
- Authority
- HK
- Hong Kong
- Prior art keywords
- transistor
- storage
- case
- mos transistor
- gate electrode
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/403—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh
- G11C11/405—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh with three charge-transfer gates, e.g. MOS transistors, per cell
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/403—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh
- G11C11/404—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh with one charge-transfer gate, e.g. MOS transistor, per cell
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/005—Circuit means for protection against loss of information of semiconductor storage devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Semiconductor Memories (AREA)
- Dram (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Amplifiers (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE4021127 | 1990-07-03 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| HK59696A true HK59696A (en) | 1996-04-12 |
Family
ID=6409553
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| HK59696A HK59696A (en) | 1990-07-03 | 1996-04-03 | Device with self-amplifying dynamic mos transistor storage cells |
Country Status (9)
| Country | Link |
|---|---|
| US (1) | US5327374A (cs) |
| EP (1) | EP0537203B1 (cs) |
| JP (1) | JP3061857B2 (cs) |
| KR (1) | KR0156233B1 (cs) |
| AT (1) | ATE111632T1 (cs) |
| DE (1) | DE59102966D1 (cs) |
| HK (1) | HK59696A (cs) |
| TW (1) | TW199237B (cs) |
| WO (1) | WO1992001287A1 (cs) |
Families Citing this family (23)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE4417150C2 (de) * | 1994-05-17 | 1996-03-14 | Siemens Ag | Verfahren zur Herstellung einer Anordnung mit selbstverstärkenden dynamischen MOS-Transistorspeicherzellen |
| ATE212149T1 (de) * | 1995-09-26 | 2002-02-15 | Infineon Technologies Ag | Selbstverstärkende dram-speicherzellenanordnung |
| US5710448A (en) * | 1995-10-27 | 1998-01-20 | Siemens Aktiengesellschaft | Integrated polysilicon diode contact for gain memory cells |
| US5684313A (en) * | 1996-02-20 | 1997-11-04 | Kenney; Donald M. | Vertical precharge structure for DRAM |
| US5721448A (en) * | 1996-07-30 | 1998-02-24 | International Business Machines Corporation | Integrated circuit chip having isolation trenches composed of a dielectric layer with oxidation catalyst material |
| US5757059A (en) * | 1996-07-30 | 1998-05-26 | International Business Machines Corporation | Insulated gate field effect transistor |
| DE19720193C2 (de) * | 1997-05-14 | 2002-10-17 | Infineon Technologies Ag | Integrierte Schaltungsanordnung mit mindestens zwei vertikalen MOS-Transistoren und Verfahren zu deren Herstellung |
| DE19723936A1 (de) * | 1997-06-06 | 1998-12-10 | Siemens Ag | DRAM-Zellenanordnung und Verfahren zu deren Herstellung |
| DE19727436C1 (de) * | 1997-06-27 | 1998-10-01 | Siemens Ag | DRAM-Zellenanordnung mit dynamischen selbstverstärkenden Speicherzellen und Verfahren zu deren Herstellung |
| US5886382A (en) * | 1997-07-18 | 1999-03-23 | Motorola, Inc. | Trench transistor structure comprising at least two vertical transistors |
| EP0917203A3 (de) * | 1997-11-14 | 2003-02-05 | Infineon Technologies AG | Gain Cell DRAM Struktur und Verfahren zu deren Herstellung |
| DE19800340A1 (de) * | 1998-01-07 | 1999-07-15 | Siemens Ag | Halbleiterspeicheranordnung und Verfahren zu deren Herstellung |
| TW360977B (en) * | 1998-03-13 | 1999-06-11 | Winbond Electronics Corp | DRAM and circuit structure thereof |
| TW442837B (en) | 1998-12-03 | 2001-06-23 | Infineon Technologies Ag | Integrated circuit-arrangement and its production method |
| DE19961779A1 (de) * | 1999-12-21 | 2001-07-05 | Infineon Technologies Ag | Integrierte dynamische Speicherzelle mit geringer Ausbreitungsfläche und Verfahren zu deren Herstellung |
| KR100620223B1 (ko) * | 2004-12-31 | 2006-09-08 | 동부일렉트로닉스 주식회사 | 스플릿 게이트 플래쉬 이이피롬의 제조방법 |
| US8097915B2 (en) * | 2005-05-31 | 2012-01-17 | Qimonda Ag | Semiconductor memory device |
| US7859026B2 (en) * | 2006-03-16 | 2010-12-28 | Spansion Llc | Vertical semiconductor device |
| US7582922B2 (en) * | 2007-11-26 | 2009-09-01 | Infineon Technologies Austria Ag | Semiconductor device |
| TWI455209B (zh) * | 2009-10-12 | 2014-10-01 | Pfc Device Co | 溝渠式金氧半p-n接面蕭基二極體結構及其製作方法 |
| US8796751B2 (en) | 2012-11-20 | 2014-08-05 | Micron Technology, Inc. | Transistors, memory cells and semiconductor constructions |
| US20150117110A1 (en) * | 2013-10-31 | 2015-04-30 | Zhijiong Luo | Connecting storage gate memory |
| CN105702290B (zh) * | 2014-11-25 | 2019-08-30 | 亿而得微电子股份有限公司 | 低成本电子抹除式可复写只读存储器数组的操作方法 |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4805148A (en) * | 1985-11-22 | 1989-02-14 | Diehl Nagle Sherra E | High impendance-coupled CMOS SRAM for improved single event immunity |
| US4835741A (en) * | 1986-06-02 | 1989-05-30 | Texas Instruments Incorporated | Frasable electrically programmable read only memory cell using a three dimensional trench floating gate |
| DE3816358A1 (de) * | 1988-05-13 | 1989-11-23 | Eurosil Electronic Gmbh | Nichtfluechtige speicherzelle und verfahren zur herstellung |
| US4964080A (en) * | 1990-03-09 | 1990-10-16 | Intel Corporation | Three-dimensional memory cell with integral select transistor |
-
1991
- 1991-05-29 TW TW080104204A patent/TW199237B/zh active
- 1991-06-18 JP JP3510021A patent/JP3061857B2/ja not_active Expired - Fee Related
- 1991-06-18 EP EP91911441A patent/EP0537203B1/de not_active Expired - Lifetime
- 1991-06-18 AT AT91911441T patent/ATE111632T1/de not_active IP Right Cessation
- 1991-06-18 KR KR1019920703410A patent/KR0156233B1/ko not_active Expired - Fee Related
- 1991-06-18 DE DE59102966T patent/DE59102966D1/de not_active Expired - Fee Related
- 1991-06-18 WO PCT/DE1991/000502 patent/WO1992001287A1/de active IP Right Grant
- 1991-07-18 US US07/956,896 patent/US5327374A/en not_active Expired - Lifetime
-
1996
- 1996-04-03 HK HK59696A patent/HK59696A/xx not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| TW199237B (cs) | 1993-02-01 |
| WO1992001287A1 (de) | 1992-01-23 |
| EP0537203A1 (de) | 1993-04-21 |
| JP3061857B2 (ja) | 2000-07-10 |
| KR0156233B1 (ko) | 1998-12-01 |
| EP0537203B1 (de) | 1994-09-14 |
| US5327374A (en) | 1994-07-05 |
| JPH05508054A (ja) | 1993-11-11 |
| DE59102966D1 (de) | 1994-10-20 |
| KR930701815A (ko) | 1993-06-12 |
| ATE111632T1 (de) | 1994-09-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| HK59696A (en) | Device with self-amplifying dynamic mos transistor storage cells | |
| US7485513B2 (en) | One-device non-volatile random access memory cell | |
| US4233526A (en) | Semiconductor memory device having multi-gate transistors | |
| US7671407B2 (en) | Embedded trap direct tunnel non-volatile memory | |
| JP2817500B2 (ja) | 不揮発性半導体記憶装置 | |
| CN100380666C (zh) | 薄膜存储器、阵列及其操作方法和制造方法 | |
| US5998820A (en) | Fabrication method and structure for a DRAM cell with bipolar charge amplification | |
| JPH03171768A (ja) | 半導体記憶装置 | |
| CN101711411B (zh) | 门控横向闸流管存储器单元以及内装有该存储器单元的集成电路 | |
| EP0175378A2 (en) | Dynamic random access memory (DRAM) | |
| EP0350057A1 (en) | Semiconductor memory | |
| TW426999B (en) | Integrated circuit memory devices having independently biased sub-well regions therein and methods of forming same | |
| US8248875B2 (en) | Semiconductor memory device having floating body type NMOS transistor | |
| EP0198040B1 (en) | Nonvolatile memory cell | |
| JP2000340679A (ja) | ボディ・コンタクト式ダイナミック・メモリ | |
| TW200537488A (en) | 3 TID memory cells using gated diodes and methods of use thereof | |
| EP0767498B1 (en) | Semiconductor memory device and method of manufacturing the same | |
| EP0154547A2 (en) | A dynamic read-write random access memory | |
| US4725875A (en) | Memory cell with diodes providing radiation hardness | |
| US6897515B2 (en) | Semiconductor memory and semiconductor device | |
| US4460979A (en) | Memory cell | |
| CN101826531B (zh) | 半导体存储器单元、驱动其的方法及半导体存储器 | |
| US6498742B2 (en) | Memory device | |
| Yatsuda et al. | Hi-MNOS II technology for a 64-kbit byte-erasable 5-V-only EEPROM | |
| EP0139428B1 (en) | High-density semiconductor memory device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PC | Patent ceased (i.e. patent has lapsed due to the failure to pay the renewal fee) |