GB9418753D0 - Process circuitry - Google Patents
Process circuitryInfo
- Publication number
- GB9418753D0 GB9418753D0 GB9418753A GB9418753A GB9418753D0 GB 9418753 D0 GB9418753 D0 GB 9418753D0 GB 9418753 A GB9418753 A GB 9418753A GB 9418753 A GB9418753 A GB 9418753A GB 9418753 D0 GB9418753 D0 GB 9418753D0
- Authority
- GB
- United Kingdom
- Prior art keywords
- bus
- control unit
- access
- processors
- process circuitry
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
- G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
- G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Multi Processors (AREA)
- Microcomputers (AREA)
- Bus Control (AREA)
- Surgical Instruments (AREA)
- Information Transfer Systems (AREA)
- Chemical Or Physical Treatment Of Fibers (AREA)
- Electrical Discharge Machining, Electrochemical Machining, And Combined Machining (AREA)
- Electrophonic Musical Instruments (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
- Orthopedics, Nursing, And Contraception (AREA)
Priority Applications (14)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GB9418753A GB9418753D0 (en) | 1994-09-16 | 1994-09-16 | Process circuitry |
| IN1004CA1995 IN184524B (https=) | 1994-09-16 | 1995-08-24 | |
| IL11514795A IL115147A (en) | 1994-09-16 | 1995-09-01 | Processing circuitry and a method of assigning a common bus to a plurality of processors |
| FI971093A FI971093A0 (fi) | 1994-09-16 | 1995-09-08 | Väylänluovutusjärjestelmä DSP-prosessoreille |
| EP95931282A EP0781433B1 (en) | 1994-09-16 | 1995-09-08 | Bus assignment system for dsp processors |
| MX9701974A MX9701974A (es) | 1994-09-16 | 1995-09-08 | Sistema de asignacion de barra comun para procesadores dsp. |
| JP8509978A JPH10505925A (ja) | 1994-09-16 | 1995-09-08 | Dspプロセッサのためのバス割当てシステム |
| ES95931282T ES2127554T3 (es) | 1994-09-16 | 1995-09-08 | Sistema de asignacion de bus para procesadores de señales digitales. |
| AT95931282T ATE174139T1 (de) | 1994-09-16 | 1995-09-08 | Buszuweisungssystem für digitalsignalprozessoren |
| PCT/GB1995/002130 WO1996008774A1 (en) | 1994-09-16 | 1995-09-08 | Bus assignment system for dsp processors |
| BR9509071A BR9509071A (pt) | 1994-09-16 | 1995-09-08 | Sistema de atribuição de barramento para processadores de dsp |
| AU34776/95A AU3477695A (en) | 1994-09-16 | 1995-09-08 | Bus assignment system for dsp processors |
| DE69506427T DE69506427T2 (de) | 1994-09-16 | 1995-09-08 | Buszuweisungssystem für digitalsignalprozessoren |
| ZA957740A ZA957740B (en) | 1994-09-16 | 1995-09-14 | Processing circuitry |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GB9418753A GB9418753D0 (en) | 1994-09-16 | 1994-09-16 | Process circuitry |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| GB9418753D0 true GB9418753D0 (en) | 1994-11-02 |
Family
ID=10761486
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| GB9418753A Pending GB9418753D0 (en) | 1994-09-16 | 1994-09-16 | Process circuitry |
Country Status (14)
| Country | Link |
|---|---|
| EP (1) | EP0781433B1 (https=) |
| JP (1) | JPH10505925A (https=) |
| AT (1) | ATE174139T1 (https=) |
| AU (1) | AU3477695A (https=) |
| BR (1) | BR9509071A (https=) |
| DE (1) | DE69506427T2 (https=) |
| ES (1) | ES2127554T3 (https=) |
| FI (1) | FI971093A0 (https=) |
| GB (1) | GB9418753D0 (https=) |
| IL (1) | IL115147A (https=) |
| IN (1) | IN184524B (https=) |
| MX (1) | MX9701974A (https=) |
| WO (1) | WO1996008774A1 (https=) |
| ZA (1) | ZA957740B (https=) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| RU2263951C2 (ru) * | 2004-02-02 | 2005-11-10 | Огородник Дмитрий Викторович | Способ обработки цифровых данных в запоминающем устройстве и запоминающее устройство для осуществления способа |
| JP5130754B2 (ja) * | 2007-03-15 | 2013-01-30 | 富士通セミコンダクター株式会社 | 半導体集積回路及びメモリシステム |
Family Cites Families (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4837736A (en) * | 1987-05-01 | 1989-06-06 | Digital Equipment Corporation | Backplane bus with default control |
| CA2021826A1 (en) * | 1989-10-23 | 1991-04-24 | Darryl Edmond Judice | Delay logic for preventing cpu lockout from bus ownership |
| SE9203016L (sv) * | 1992-10-14 | 1994-04-15 | Ericsson Telefon Ab L M | Signalbehandlingssystem med delat dataminne |
| EP0654743A1 (en) * | 1993-11-19 | 1995-05-24 | International Business Machines Corporation | Computer system having a DSP local bus |
-
1994
- 1994-09-16 GB GB9418753A patent/GB9418753D0/en active Pending
-
1995
- 1995-08-24 IN IN1004CA1995 patent/IN184524B/en unknown
- 1995-09-01 IL IL11514795A patent/IL115147A/xx not_active IP Right Cessation
- 1995-09-08 WO PCT/GB1995/002130 patent/WO1996008774A1/en not_active Ceased
- 1995-09-08 DE DE69506427T patent/DE69506427T2/de not_active Expired - Fee Related
- 1995-09-08 FI FI971093A patent/FI971093A0/fi unknown
- 1995-09-08 BR BR9509071A patent/BR9509071A/pt not_active Application Discontinuation
- 1995-09-08 MX MX9701974A patent/MX9701974A/es not_active Application Discontinuation
- 1995-09-08 ES ES95931282T patent/ES2127554T3/es not_active Expired - Lifetime
- 1995-09-08 EP EP95931282A patent/EP0781433B1/en not_active Expired - Lifetime
- 1995-09-08 JP JP8509978A patent/JPH10505925A/ja active Pending
- 1995-09-08 AT AT95931282T patent/ATE174139T1/de not_active IP Right Cessation
- 1995-09-08 AU AU34776/95A patent/AU3477695A/en not_active Abandoned
- 1995-09-14 ZA ZA957740A patent/ZA957740B/xx unknown
Also Published As
| Publication number | Publication date |
|---|---|
| IL115147A0 (en) | 1995-12-31 |
| ZA957740B (en) | 1996-05-06 |
| WO1996008774A1 (en) | 1996-03-21 |
| DE69506427T2 (de) | 1999-08-05 |
| FI971093A7 (fi) | 1997-03-14 |
| IN184524B (https=) | 2000-09-02 |
| AU3477695A (en) | 1996-03-29 |
| ATE174139T1 (de) | 1998-12-15 |
| FI971093L (fi) | 1997-03-14 |
| FI971093A0 (fi) | 1997-03-14 |
| IL115147A (en) | 1999-09-22 |
| ES2127554T3 (es) | 1999-04-16 |
| EP0781433B1 (en) | 1998-12-02 |
| BR9509071A (pt) | 1997-12-23 |
| JPH10505925A (ja) | 1998-06-09 |
| DE69506427D1 (de) | 1999-01-14 |
| EP0781433A1 (en) | 1997-07-02 |
| MX9701974A (es) | 1998-02-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| TR199801350T2 (xx) | Yeni sikloalkil ikameli imidazoller. | |
| GB2349965A (en) | Memory module including a memory module controller | |
| EP0653868A3 (en) | Source access control system. | |
| ATE175285T1 (de) | Chipschnittstellenanordnung | |
| AU5872900A (en) | Intelligent stacked switching system | |
| PT894497E (pt) | Utilizacao de compostos de imidazolidin-2,4-diona substituidos como analgesicos | |
| ATE36763T1 (de) | Mikroprozessorsystem zur steuerung von arbeitsablaeufen. | |
| ES8500476A1 (es) | Perfeccionamientos en un control de programa memorizable con programa de usuario recorrido ciclicamente. | |
| GB9418753D0 (en) | Process circuitry | |
| MXPA02012940A (es) | Sistema y procedimiento para dirigir una unidad de procesamiento central de un aparato con multiples dispositivos y aparato correspondiente. | |
| HK1001143A (en) | Bus assignment system for dsp processors | |
| JPS5334429A (en) | Memory control system | |
| FI901927A7 (fi) | Ohjausjärjestelmä kotitalouskoneita varten | |
| GR3018524T3 (en) | Interface unit for supporting the communication between processor systems. | |
| EP0460643A3 (en) | Emergency circuit for, e.g., numerical control unit | |
| JPS6460114A (en) | Data arithmetic unit | |
| JPS5380932A (en) | Input/output control unit | |
| SE9703495D0 (sv) | Anordning för storlekskontroll av bagage | |
| JPS5694433A (en) | Decentralized data base control system | |
| ITTO920336A0 (it) | Dispositivo di comando, particolarmente per elettrodomestici. | |
| GB8814629D0 (en) | Direct control facility for multiprocessor network | |
| JPS6482249A (en) | Memory refresh system | |
| GB9028179D0 (en) | Multiple processor control system having shared memory communication | |
| JPS5448139A (en) | Control unit for information process system | |
| JPS5414128A (en) | Control unit for common memory |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| 730A | Proceeding under section 30 patents act 1977 |