GB2390742B - Copper silicide passivation for improved reliability - Google Patents
Copper silicide passivation for improved reliabilityInfo
- Publication number
- GB2390742B GB2390742B GB0309476A GB0309476A GB2390742B GB 2390742 B GB2390742 B GB 2390742B GB 0309476 A GB0309476 A GB 0309476A GB 0309476 A GB0309476 A GB 0309476A GB 2390742 B GB2390742 B GB 2390742B
- Authority
- GB
- United Kingdom
- Prior art keywords
- improved reliability
- copper silicide
- passivation
- silicide passivation
- copper
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/01—Manufacture or treatment
- H10D64/011—Manufacture or treatment of electrodes ohmically coupled to a semiconductor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/031—Manufacture or treatment of conductive parts of the interconnections
- H10W20/032—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers
- H10W20/033—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers in openings in dielectrics
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/031—Manufacture or treatment of conductive parts of the interconnections
- H10W20/032—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers
-
- H01L21/76841—
-
- H01L21/76886—
-
- H01L23/53238—
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/031—Manufacture or treatment of conductive parts of the interconnections
- H10W20/032—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers
- H10W20/033—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers in openings in dielectrics
- H10W20/037—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers in openings in dielectrics the barrier, adhesion or liner layers being on top of a main fill metal
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/031—Manufacture or treatment of conductive parts of the interconnections
- H10W20/032—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers
- H10W20/047—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers by introducing additional elements therein
- H10W20/048—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers by introducing additional elements therein by using plasmas or gaseous environments, e.g. by nitriding
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/031—Manufacture or treatment of conductive parts of the interconnections
- H10W20/032—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers
- H10W20/052—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers by treatments not introducing additional elements therein
- H10W20/0526—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers by treatments not introducing additional elements therein by thermal treatment thereof
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/031—Manufacture or treatment of conductive parts of the interconnections
- H10W20/032—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers
- H10W20/055—Manufacture or treatment of conductive parts of the interconnections of conductive barrier, adhesion or liner layers by formation methods other than physical vapour deposition [PVD], chemical vapour deposition [CVD] or liquid deposition
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/01—Manufacture or treatment
- H10W20/031—Manufacture or treatment of conductive parts of the interconnections
- H10W20/064—Manufacture or treatment of conductive parts of the interconnections by modifying the conductivity of conductive parts, e.g. by alloying
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W20/00—Interconnections in chips, wafers or substrates
- H10W20/40—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes
- H10W20/41—Interconnections external to wafers or substrates, e.g. back-end-of-line [BEOL] metallisations or vias connecting to gate electrodes characterised by their conductive parts
- H10W20/425—Barrier, adhesion or liner layers
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US13378202A | 2002-04-26 | 2002-04-26 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| GB0309476D0 GB0309476D0 (en) | 2003-06-04 |
| GB2390742A GB2390742A (en) | 2004-01-14 |
| GB2390742B true GB2390742B (en) | 2006-07-19 |
Family
ID=22460275
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| GB0309476A Expired - Fee Related GB2390742B (en) | 2002-04-26 | 2003-04-25 | Copper silicide passivation for improved reliability |
Country Status (4)
| Country | Link |
|---|---|
| JP (2) | JP2003347302A (https=) |
| KR (1) | KR101005434B1 (https=) |
| GB (1) | GB2390742B (https=) |
| TW (1) | TWI278963B (https=) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7229911B2 (en) | 2004-04-19 | 2007-06-12 | Applied Materials, Inc. | Adhesion improvement for low k dielectrics to conductive materials |
| US8344509B2 (en) | 2009-01-19 | 2013-01-01 | Kabushiki Kaisha Toshiba | Method for fabricating semiconductor device and semiconductor device |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR101028811B1 (ko) * | 2003-12-29 | 2011-04-12 | 매그나칩 반도체 유한회사 | 반도체 소자의 듀얼 다마신 패턴 형성 방법 |
| US20050233555A1 (en) * | 2004-04-19 | 2005-10-20 | Nagarajan Rajagopalan | Adhesion improvement for low k dielectrics to conductive materials |
| JP2007109736A (ja) * | 2005-10-11 | 2007-04-26 | Nec Electronics Corp | 半導体装置およびその製造方法 |
| US8884441B2 (en) | 2013-02-18 | 2014-11-11 | Taiwan Semiconductor Manufacturing Co., Ltd. | Process of ultra thick trench etch with multi-slope profile |
| CN115295722B (zh) * | 2022-06-07 | 2025-12-12 | 昕原半导体(杭州)有限公司 | Rram下电极结构及其形成方法 |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH04192527A (ja) * | 1990-11-27 | 1992-07-10 | Toshiba Corp | 半導体装置 |
| US5447887A (en) * | 1994-04-01 | 1995-09-05 | Motorola, Inc. | Method for capping copper in semiconductor devices |
| JPH1187499A (ja) * | 1997-09-04 | 1999-03-30 | Sony Corp | 半導体装置及びその製造方法 |
| US6303505B1 (en) * | 1998-07-09 | 2001-10-16 | Advanced Micro Devices, Inc. | Copper interconnect with improved electromigration resistance |
| US20020155702A1 (en) * | 2001-02-21 | 2002-10-24 | Nec Corporation | Manufacturing method of semiconductor device |
| US6515367B1 (en) * | 2000-09-30 | 2003-02-04 | Advanced Micro Devices, Inc. | Sub-cap and method of manufacture therefor in integrated circuit capping layers |
| EP1282168A2 (en) * | 2001-08-01 | 2003-02-05 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and its fabrication method |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH01103840A (ja) * | 1987-10-16 | 1989-04-20 | Sanyo Electric Co Ltd | ドライエツチング方法 |
| JPH11191556A (ja) * | 1997-12-26 | 1999-07-13 | Sony Corp | 半導体装置の製造方法および銅または銅合金パターンの形成方法 |
| JP2000058544A (ja) * | 1998-08-04 | 2000-02-25 | Matsushita Electron Corp | 半導体装置及びその製造方法 |
| JP2000195820A (ja) * | 1998-12-25 | 2000-07-14 | Sony Corp | 金属窒化物膜の形成方法およびこれを用いた電子装置 |
| JP2001185549A (ja) * | 1999-12-24 | 2001-07-06 | Toshiba Corp | 半導体装置の製造方法 |
| JP3643540B2 (ja) * | 2000-02-21 | 2005-04-27 | 株式会社日立製作所 | プラズマ処理装置 |
-
2003
- 2003-04-25 GB GB0309476A patent/GB2390742B/en not_active Expired - Fee Related
- 2003-04-25 TW TW092109732A patent/TWI278963B/zh not_active IP Right Cessation
- 2003-04-25 JP JP2003120807A patent/JP2003347302A/ja active Pending
- 2003-04-25 KR KR1020030026307A patent/KR101005434B1/ko not_active Expired - Lifetime
-
2010
- 2010-06-17 JP JP2010137862A patent/JP2010232676A/ja not_active Withdrawn
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH04192527A (ja) * | 1990-11-27 | 1992-07-10 | Toshiba Corp | 半導体装置 |
| US5447887A (en) * | 1994-04-01 | 1995-09-05 | Motorola, Inc. | Method for capping copper in semiconductor devices |
| JPH1187499A (ja) * | 1997-09-04 | 1999-03-30 | Sony Corp | 半導体装置及びその製造方法 |
| US6303505B1 (en) * | 1998-07-09 | 2001-10-16 | Advanced Micro Devices, Inc. | Copper interconnect with improved electromigration resistance |
| US6515367B1 (en) * | 2000-09-30 | 2003-02-04 | Advanced Micro Devices, Inc. | Sub-cap and method of manufacture therefor in integrated circuit capping layers |
| US20020155702A1 (en) * | 2001-02-21 | 2002-10-24 | Nec Corporation | Manufacturing method of semiconductor device |
| EP1282168A2 (en) * | 2001-08-01 | 2003-02-05 | Matsushita Electric Industrial Co., Ltd. | Semiconductor device and its fabrication method |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7229911B2 (en) | 2004-04-19 | 2007-06-12 | Applied Materials, Inc. | Adhesion improvement for low k dielectrics to conductive materials |
| US8344509B2 (en) | 2009-01-19 | 2013-01-01 | Kabushiki Kaisha Toshiba | Method for fabricating semiconductor device and semiconductor device |
| US8536706B2 (en) | 2009-01-19 | 2013-09-17 | Kabushiki Kaisha Toshiba | Method for fabricating semiconductor device and semiconductor device |
Also Published As
| Publication number | Publication date |
|---|---|
| JP2010232676A (ja) | 2010-10-14 |
| JP2003347302A (ja) | 2003-12-05 |
| KR20030084761A (ko) | 2003-11-01 |
| GB2390742A (en) | 2004-01-14 |
| GB0309476D0 (en) | 2003-06-04 |
| KR101005434B1 (ko) | 2011-01-05 |
| TWI278963B (en) | 2007-04-11 |
| TW200408055A (en) | 2004-05-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP1483804A4 (en) | Push-WIRE CONNECTOR | |
| AU2003249187A8 (en) | On chip network | |
| AU2003226646A8 (en) | Semiconductor device | |
| AU2003234812A8 (en) | Semiconductor device | |
| AU2003282394A8 (en) | Chip antenna | |
| GB0222649D0 (en) | Passivation layer | |
| GB0501132D0 (en) | Semiconductor device | |
| SG121883A1 (en) | Integration film scheme for copper/low-k interconnect | |
| AU2003263737A8 (en) | Pre-aligner | |
| TW547858U (en) | Retention mechanism for electrical connector | |
| SG114619A1 (en) | Dielectric having a barrier effect against copper diffusion | |
| GB2390742B (en) | Copper silicide passivation for improved reliability | |
| EP1476609A4 (en) | TRIGGER LEVER ASSEMBLY | |
| AU2003219654A8 (en) | Transaction terminal | |
| SG121927A1 (en) | Advanced copper damascene structure | |
| TW562321U (en) | Circuit protection device | |
| AU2002250505A1 (en) | Beol process for cu metallizations free from al-wirebond pads | |
| GB2385215B (en) | Electrical spurs | |
| AU2003241087A8 (en) | Device for transferring wire pieces | |
| TW568355U (en) | Improved leadframe structure for integrated circuit | |
| TW534082U (en) | Improved metal chip conveyor | |
| GB0304668D0 (en) | Circuit breaker | |
| GB2396357B (en) | Copper phthalocyanine compounds | |
| GB0328669D0 (en) | Copper phthalocyanine compounds | |
| TW543608U (en) | Protective pin for conductive terminal |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PCNP | Patent ceased through non-payment of renewal fee |
Effective date: 20160425 |