GB2294138B - Processor core embedded in an integrated circuit, simulator and emulator for the processor - Google Patents
Processor core embedded in an integrated circuit, simulator and emulator for the processorInfo
- Publication number
- GB2294138B GB2294138B GB9519544A GB9519544A GB2294138B GB 2294138 B GB2294138 B GB 2294138B GB 9519544 A GB9519544 A GB 9519544A GB 9519544 A GB9519544 A GB 9519544A GB 2294138 B GB2294138 B GB 2294138B
- Authority
- GB
- United Kingdom
- Prior art keywords
- processor
- ser
- integrated circuit
- serial interface
- shift unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000013500 data storage Methods 0.000 abstract 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/57—Arithmetic logic units [ALU], i.e. arrangements or devices for performing two or more of the operations covered by groups G06F7/483 – G06F7/556 or for performing logical operations
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
- G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
- G06F11/2236—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test CPU or processors
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/36—Preventing errors by testing or debugging software
- G06F11/362—Software debugging
- G06F11/3648—Software debugging using additional hardware
- G06F11/3656—Software debugging using additional hardware using a specific debug interface
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/3001—Arithmetic instructions
- G06F9/30014—Arithmetic instructions with variable precision
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/3005—Arrangements for executing specific machine instructions to perform operations for flow control
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30076—Arrangements for executing specific machine instructions to perform miscellaneous control operations, e.g. NOP
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30076—Arrangements for executing specific machine instructions to perform miscellaneous control operations, e.g. NOP
- G06F9/30083—Power or thermal control instructions
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30098—Register arrangements
- G06F9/30101—Special purpose registers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines
- G06F9/3869—Implementation aspects, e.g. pipeline latches; pipeline synchronisation and clocking
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Mathematical Analysis (AREA)
- Computational Mathematics (AREA)
- Quality & Reliability (AREA)
- Computing Systems (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Microcomputers (AREA)
- Power Sources (AREA)
Abstract
An integrated circuit contains a microprocessor core, program memory and separate data storage, together with analogue and digital signal processing circuitry. The ALU is 16 bits wide, but a 32-bit shift unit is provided, using a pair of 16-bit registers. The processor has a fixed length instruction format, with an instruction set including multiply and divide operations which use the shift unit over several cycles. No interrupts are provided. External pins of the integrated circuit allow for single stepping and other debug operations, and a serial interface (SIF) which allows external communication of test data or working data as necessary. The serial interface has four wires (SER_IN, SER_OUT, SER-CLK, SER_LOADB), allowing handshaking with a master apparatus, and allowing direct access to the memory space of the processor core, without specific program control. Within each processor cycle, the processor circuitry is divided into plural stages, and latches are interposed between the stages to minimise power consumption. <IMAGE>
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB9519544A GB2294138B (en) | 1994-09-23 | 1995-09-25 | Processor core embedded in an integrated circuit, simulator and emulator for the processor |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB9419246A GB9419246D0 (en) | 1994-09-23 | 1994-09-23 | Data processing circuits and interfaces |
GB9519544A GB2294138B (en) | 1994-09-23 | 1995-09-25 | Processor core embedded in an integrated circuit, simulator and emulator for the processor |
Publications (3)
Publication Number | Publication Date |
---|---|
GB9519544D0 GB9519544D0 (en) | 1995-11-29 |
GB2294138A GB2294138A (en) | 1996-04-17 |
GB2294138B true GB2294138B (en) | 1997-01-15 |
Family
ID=26305681
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB9519544A Expired - Lifetime GB2294138B (en) | 1994-09-23 | 1995-09-25 | Processor core embedded in an integrated circuit, simulator and emulator for the processor |
Country Status (1)
Country | Link |
---|---|
GB (1) | GB2294138B (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102004023147A1 (en) | 2004-05-07 | 2005-11-24 | Endress + Hauser Flowtec Ag, Reinach | Device for determining and / or monitoring the volume and / or mass flow rate of a medium |
GB0516752D0 (en) * | 2005-08-13 | 2005-09-21 | Flownetix Ltd | A method for ultra low power transit time ultrasonic flow measurement |
AU2006281290B2 (en) * | 2005-08-13 | 2011-03-31 | Flownetix Limited | Low power ultrasonic flow measurement |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3611309A (en) * | 1969-07-24 | 1971-10-05 | Univ Iowa State Res Found Inc | Logical processing system |
GB1593136A (en) * | 1978-02-03 | 1981-07-15 | Gusev Valery | Data processing |
FR2454136B1 (en) * | 1979-04-12 | 1985-12-06 | Materiel Telephonique | FAST SEQUENTIAL ADDER |
EP0108664A3 (en) * | 1982-10-04 | 1987-10-28 | Fairchild Semiconductor Corporation | Floating point microprocessor |
US4573118A (en) * | 1983-03-31 | 1986-02-25 | Fairchild Camera & Instrument Corporation | Microprocessor with branch control |
US4785393A (en) * | 1984-07-09 | 1988-11-15 | Advanced Micro Devices, Inc. | 32-Bit extended function arithmetic-logic unit on a single chip |
CA1265254A (en) * | 1986-02-24 | 1990-01-30 | Thomas Ralph Woodward | Programmably controlled shifting mechanism in a programmable unit having variable data path widths |
DE68928376T2 (en) * | 1988-11-04 | 1998-04-02 | Hitachi Eng Co Ltd | DEVICE FOR MULTIPLICATING, DIVIDING AND DRAWING THE SQUARE ROOT |
-
1995
- 1995-09-25 GB GB9519544A patent/GB2294138B/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
GB2294138A (en) | 1996-04-17 |
GB9519544D0 (en) | 1995-11-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB9419246D0 (en) | Data processing circuits and interfaces | |
DE69525097T2 (en) | Processor architecture for mixed functional units | |
EP0391173A3 (en) | Debug peripheral for microcomputers, microprocessors and core processor integrated circuits and system using the same | |
CA1250666C (en) | ||
GB2050659B (en) | Data processing apparatus having opcode extension register | |
US4334268A (en) | Microcomputer with branch on bit set/clear instructions | |
EP0264216A3 (en) | Implied domain addressing | |
GB2294138B (en) | Processor core embedded in an integrated circuit, simulator and emulator for the processor | |
JPS57113162A (en) | High-speed external storage device | |
JPS57756A (en) | Data processor | |
ES8102366A1 (en) | Program controlled microprocessing apparatus. | |
JPS6474617A (en) | Floating-point arithmetic system | |
JPS5685157A (en) | Information processor | |
JPS54158831A (en) | Data processor | |
Hochgesang et al. | The attached processor for speech | |
JPS5497342A (en) | Microprogram control system | |
JPS57168345A (en) | Data processing device | |
Seger et al. | Laboratory manual for TSEA44 | |
JPH02226352A (en) | System lsi | |
JPS5659356A (en) | Electronic computer | |
JPS5532155A (en) | Data processor | |
JPS54107239A (en) | Program execution order control system | |
JPS5578343A (en) | Information processing unit | |
HONEY et al. | Signal processing/SP/ language | |
JPS5789126A (en) | Data transfer control system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
732E | Amendments to the register in respect of changes of name or changes affecting rights (sect. 32/1977) | ||
PE20 | Patent expired after termination of 20 years |
Expiry date: 20150924 |