GB2001462A - Data communication system - Google Patents
Data communication systemInfo
- Publication number
- GB2001462A GB2001462A GB7829283A GB7829283A GB2001462A GB 2001462 A GB2001462 A GB 2001462A GB 7829283 A GB7829283 A GB 7829283A GB 7829283 A GB7829283 A GB 7829283A GB 2001462 A GB2001462 A GB 2001462A
- Authority
- GB
- United Kingdom
- Prior art keywords
- master
- slave
- addressed
- coupled
- peripheral devices
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4027—Coupling between buses using bus bridges
- G06F13/4045—Coupling between buses using bus bridges where the bus bridge performs an extender function
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Communication Control (AREA)
- Small-Scale Networks (AREA)
- Bus Control (AREA)
- Information Transfer Systems (AREA)
Abstract
In a data communication system a central computer is coupled to one or more master terminals 101 via a communications adapter 209. The master terminal 101, which is coupled via a master bus adapter 208 to a plurality of slave terminals, includes a common bus 211 coupled to a microprocessor 201, a memory unit 202, and master peripheral devices 203-207 such as data displays and a printer. The slave terminals include a common bus and peripheral devices but have no processor or memory. In operation a data transfer instruction is provided on the common bus 211 and controls a read or write data exchange with an addressed master or slave peripheral device. If a slave peripheral device is addressed a serial message is transmitted by the master bus adapter 208 to supply the address to all the slave peripheral devices, but only the addressed device responds. <IMAGE>
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US81778077A | 1977-07-21 | 1977-07-21 |
Publications (2)
Publication Number | Publication Date |
---|---|
GB2001462A true GB2001462A (en) | 1979-01-31 |
GB2001462B GB2001462B (en) | 1982-01-20 |
Family
ID=25223867
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB7829283A Expired GB2001462B (en) | 1977-07-21 | 1978-07-10 | Data communication system |
Country Status (5)
Country | Link |
---|---|
JP (1) | JPS5422735A (en) |
CA (1) | CA1126362A (en) |
DE (1) | DE2831887C2 (en) |
FR (1) | FR2398420A1 (en) |
GB (1) | GB2001462B (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0067267A1 (en) * | 1981-06-11 | 1982-12-22 | International Business Machines Corporation | Document handling terminal computer system and method of operation thereof |
GB2401207A (en) * | 2003-04-30 | 2004-11-03 | Agilent Technologies Inc | Master slave serial bus connection has an intermediate device that interprets the requests and forwards them on by data, clock and address lines. |
US7190977B2 (en) * | 2001-08-31 | 2007-03-13 | Nec Corporation | Collapsible mobile terminal, its display method and its program |
US10606794B1 (en) | 2019-05-14 | 2020-03-31 | Infineon Technologies Ag | Clock signal monitor for slave device on a master-slave bus |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
SE430106B (en) | 1979-06-18 | 1983-10-17 | Ibm Svenska Ab | Hierarchical Computer System |
DE3003340C2 (en) * | 1980-01-30 | 1985-08-22 | Siemens AG, 1000 Berlin und 8000 München | Method and circuit arrangement for the transmission of binary signals between terminal devices connected to one another via a central bus line system |
-
1978
- 1978-06-19 CA CA305,732A patent/CA1126362A/en not_active Expired
- 1978-07-10 GB GB7829283A patent/GB2001462B/en not_active Expired
- 1978-07-19 JP JP8721978A patent/JPS5422735A/en active Pending
- 1978-07-20 DE DE19782831887 patent/DE2831887C2/en not_active Expired
- 1978-07-20 FR FR7821472A patent/FR2398420A1/en active Granted
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0067267A1 (en) * | 1981-06-11 | 1982-12-22 | International Business Machines Corporation | Document handling terminal computer system and method of operation thereof |
US4513393A (en) * | 1981-06-11 | 1985-04-23 | International Business Machines Corporation | Document handling terminal computer |
US7190977B2 (en) * | 2001-08-31 | 2007-03-13 | Nec Corporation | Collapsible mobile terminal, its display method and its program |
GB2401207A (en) * | 2003-04-30 | 2004-11-03 | Agilent Technologies Inc | Master slave serial bus connection has an intermediate device that interprets the requests and forwards them on by data, clock and address lines. |
GB2401207B (en) * | 2003-04-30 | 2006-11-22 | Agilent Technologies Inc | Master slave arrangement |
US7290073B2 (en) | 2003-04-30 | 2007-10-30 | Avago Technologies Fiber Ip (Singapore) Pte Ltd | Master slave serial bus apparatus |
US10606794B1 (en) | 2019-05-14 | 2020-03-31 | Infineon Technologies Ag | Clock signal monitor for slave device on a master-slave bus |
Also Published As
Publication number | Publication date |
---|---|
CA1126362A (en) | 1982-06-22 |
JPS5422735A (en) | 1979-02-20 |
DE2831887A1 (en) | 1979-02-08 |
FR2398420A1 (en) | 1979-02-16 |
DE2831887C2 (en) | 1983-02-10 |
FR2398420B1 (en) | 1981-08-14 |
GB2001462B (en) | 1982-01-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS56159725A (en) | Module type data processor | |
EP0233373B1 (en) | Programmable communication card | |
ATE146617T1 (en) | INFORMATION, COMMUNICATION AND DISPLAY SYSTEM FOR SLOT MACHINES | |
BR8800537A (en) | INTERFACE CABLE INTERFACE CIRCUIT FOR DIGITAL DATA PROCESSING | |
JPS553095A (en) | Data processing system equipped with data transfer device to use with peripheral memory unit | |
GB2001462A (en) | Data communication system | |
KR970002680A (en) | Inter-module communication device and method using system bus controller | |
EP0473273B1 (en) | System for communication between a computing device and peripheral devices | |
EP0473277B1 (en) | Apparatus for controlling access to a data bus | |
EP0473280B1 (en) | Communication control system for a computer and peripheral devices | |
EP0473276B1 (en) | Integrated digital processing apparatus | |
JPS5563422A (en) | Data transfer system | |
SE8107510L (en) | DEVICE FOR CHARGING THE MEMORY IN A TELECOMMUNICATION SWITCH | |
ATE152257T1 (en) | METHOD AND DEVICE FOR PERIODIC DATA TRANSMISSION WITH BROADCAST FUNCTION FOR INDEPENDENT DATA EXCHANGE BETWEEN EXTERNAL UNITS | |
JPS55150032A (en) | Data transfer system | |
JPS57168318A (en) | Data transmitting device | |
JPS57147749A (en) | Picture data transfer device | |
JPS5622157A (en) | Process system multiplexing system | |
SE8105535L (en) | AS A SINGLE INTEGRATED CLUTCH DESIGNED MICRODATOR | |
SE8001908L (en) | DATABEHANDLINGSANLEGGNING | |
JPS55158757A (en) | Information exchanging system | |
JPS5582328A (en) | Common bus control system | |
JPS57168323A (en) | Data transmitting device | |
JPS5738039A (en) | Duplex system transmission controlling circuit | |
JPS5750039A (en) | Computer system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PCNP | Patent ceased through non-payment of renewal fee |