GB1482659A - Device for selective exchange of information - Google Patents

Device for selective exchange of information

Info

Publication number
GB1482659A
GB1482659A GB4660074A GB4660074A GB1482659A GB 1482659 A GB1482659 A GB 1482659A GB 4660074 A GB4660074 A GB 4660074A GB 4660074 A GB4660074 A GB 4660074A GB 1482659 A GB1482659 A GB 1482659A
Authority
GB
United Kingdom
Prior art keywords
module
information
bus
moj
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB4660074A
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CII HONEYWELL BULL
Original Assignee
CII HONEYWELL BULL
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CII HONEYWELL BULL filed Critical CII HONEYWELL BULL
Publication of GB1482659A publication Critical patent/GB1482659A/en
Expired legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/16Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/36Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/368Handling requests for interconnection or transfer for access to common bus or bus system with decentralised access control

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Exchange Systems With Centralized Control (AREA)
  • Small-Scale Networks (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)

Abstract

1482659 Processing data COMPAGNIE INTERNATIONALE POUR L'INFORMATIQUE CII-HONEYWELL BULL 28 Oct 1974 [6 Nov 1973] 46600/74 Heading G4A A plurality of modules MO1-MOn (Fig. 1) each including a processing unit P1-Pn and a memory M1-Mn storing a program S1-Sn and communicating with a remote station St1-Stn are interconnected by a bus, orders originating from one module MOj enabling the exchange of information between the station Stj and stations connected to other modules, the module also being able to send an order to a further module MOi so that the module MOi controls exchange of information between its station Sti and other stations. As described if module MOj has control of the bus it calls up a slave module (e.g. MOk, Fig. 2, not shown) and either transfers information Ij from its memory (Mj) to the slave module (MOk) or receives information (Ik) from the memory (Mk) of the slave. At receipt of an end of information transfer from the slave module or on receipt of a signal from the slave module that it has received from the module MOj an end of transfer signal, the mastership of the bus is transferred by the module MOj to the following module. After mastership of the bus has been transferred, received information may be transferred from the modules to their respective stations. Each processor includes a microprogram store (ÁM, Fig. 4, not shown) which in response to messages received on the bus provides control signals for the access of stored programs which permit, e.g. transfer of data between fast and slow peripherals in the remote station and the memory.
GB4660074A 1973-11-06 1974-10-28 Device for selective exchange of information Expired GB1482659A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR7339410A FR2250448A5 (en) 1973-11-06 1973-11-06

Publications (1)

Publication Number Publication Date
GB1482659A true GB1482659A (en) 1977-08-10

Family

ID=9127355

Family Applications (1)

Application Number Title Priority Date Filing Date
GB4660074A Expired GB1482659A (en) 1973-11-06 1974-10-28 Device for selective exchange of information

Country Status (6)

Country Link
DE (1) DE2452324A1 (en)
FI (1) FI64473C (en)
FR (1) FR2250448A5 (en)
GB (1) GB1482659A (en)
NL (1) NL7414384A (en)
SU (1) SU668629A3 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3102633A1 (en) * 1980-01-31 1982-01-21 Tokyo Shibaura Denki K.K., Kawasaki, Kanagawa DATA TRANSFER FOR DIGITAL CONTROL SYSTEMS

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4084233A (en) * 1976-05-25 1978-04-11 Honeywell, Inc. Microcomputer apparatus
JPS5852264B2 (en) * 1981-06-12 1983-11-21 インタ−ナショナル ビジネス マシ−ンズ コ−ポレ−ション Multi-unit system

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3102633A1 (en) * 1980-01-31 1982-01-21 Tokyo Shibaura Denki K.K., Kawasaki, Kanagawa DATA TRANSFER FOR DIGITAL CONTROL SYSTEMS

Also Published As

Publication number Publication date
FI341574A (en) 1975-05-07
NL7414384A (en) 1975-05-09
FI64473B (en) 1983-07-29
DE2452324A1 (en) 1975-05-07
FI64473C (en) 1983-11-10
SU668629A3 (en) 1979-06-15
FR2250448A5 (en) 1975-05-30

Similar Documents

Publication Publication Date Title
GB1349999A (en) Autonomous multiple-path input/output control system
ES453234A1 (en) Data transferring system with priority control and common bus
EP0183196A3 (en) Bus system
GB1177863A (en) Improvements in and relating to Digital Data Computer Systems
GB1357028A (en) Data exchanges system
GB1372002A (en) Data processing systems
GB1482659A (en) Device for selective exchange of information
ES456517A1 (en) Input/output security system for data processing equipment
ES457007A1 (en) Data processing system with improved read/write capability
JPS55108027A (en) Processor system
FR2291544A1 (en) METHOD FOR PROVIDING A RESERVE MEMORY MODULE IN A DATA PROCESSING DEVICE
GB1520484A (en) Data processing system
GB1191560A (en) Input/Output Control for a Digital Computing System.
JPS57174724A (en) Error countermeasure controlling system for transfer data between computer devices
GB1143359A (en) Improvements in information processing systems
JPS5750378A (en) Control system of data processor
JPS57168318A (en) Data transmitting device
JPS5768948A (en) Data transfer system between central processors
JPS57147749A (en) Picture data transfer device
GB1478503A (en) Method and apparatus for exchanging information between a central unit and a peripheral controller in a data-processing installation
JPS5541544A (en) Control system of cash automatic transaction unit
JPS56143582A (en) Storage device
JPS5622157A (en) Process system multiplexing system
JPS55147745A (en) Data transfer unit between memory units
JPS5350628A (en) Information processing system

Legal Events

Date Code Title Description
PS Patent sealed
PE20 Patent expired after termination of 20 years

Effective date: 19941027