GB1478503A - Method and apparatus for exchanging information between a central unit and a peripheral controller in a data-processing installation - Google Patents

Method and apparatus for exchanging information between a central unit and a peripheral controller in a data-processing installation

Info

Publication number
GB1478503A
GB1478503A GB5165174A GB5165174A GB1478503A GB 1478503 A GB1478503 A GB 1478503A GB 5165174 A GB5165174 A GB 5165174A GB 5165174 A GB5165174 A GB 5165174A GB 1478503 A GB1478503 A GB 1478503A
Authority
GB
United Kingdom
Prior art keywords
signal
data
peripheral controller
central unit
sto
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB5165174A
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Bull SA
Original Assignee
Bull SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Bull SA filed Critical Bull SA
Publication of GB1478503A publication Critical patent/GB1478503A/en
Expired legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38Information transfer, e.g. on bus
    • G06F13/42Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4221Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
    • G06F13/4226Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus with asynchronous protocol

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Communication Control (AREA)
  • Information Transfer Systems (AREA)
  • Exchange Systems With Centralized Control (AREA)

Abstract

1478503 Transmitting data COMPAGNIE INTERNATIONALE POUR L'INFORMATIQUE CII-HONEYWELL BULL 28 Nov 1974 [30 Nov 1973] 51651/74 Heading G4A In a transmission system between a stored program central processing unit and a peripheral controller, a signal STO (Fig. 11) is transmitted from the central unit together with data, the signal STO resulting in a signal STI from the peripheral controller to the central unit which causes STO to fall off, the peripheral controller then accepting the transmitted data. Similarly to transmit data from the peripheral to the central unit first signal STI is generated signal X 1 (Fig. 7a) becoming 1 so that the output X of store S 1 becomes 1. If the input/output controller is available the output gate A1 drops to zero to enable gate A2 to generate signal STO which in turn turns off signal STI (which enables gate A 1 to disable gate A 2 and so switch off signal STO). Timing signals TMO and TMI indicating that the peripheral and central units respectively have finished transferring data may be similarly generated. The exchange of information is controlled by a group of micro-instructions contained in a store associated with the peripheral controller, a service code accompanying the microinstructions indicating the nature of the exchange. Transfer of data cannot occur before an initializing service code sequence has occurred. This is transmitted to the peripheral controller in response to a signal CPW (Fig. 11) which generates the initializing signal SCI. After initialization the central unit transmits data, if the initialization is for data to be transferred or, if it is for a new channel program, a number of bytes the first corresponding to the number of the channel associated with the program and the remaining bytes corresponding to the channel program.
GB5165174A 1973-11-30 1974-11-28 Method and apparatus for exchanging information between a central unit and a peripheral controller in a data-processing installation Expired GB1478503A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR7342714A FR2253426A5 (en) 1973-11-30 1973-11-30

Publications (1)

Publication Number Publication Date
GB1478503A true GB1478503A (en) 1977-07-06

Family

ID=9128522

Family Applications (1)

Application Number Title Priority Date Filing Date
GB5165174A Expired GB1478503A (en) 1973-11-30 1974-11-28 Method and apparatus for exchanging information between a central unit and a peripheral controller in a data-processing installation

Country Status (5)

Country Link
JP (1) JPS5849891B2 (en)
DE (1) DE2456529A1 (en)
FR (1) FR2253426A5 (en)
GB (1) GB1478503A (en)
IT (1) IT1030856B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5195746A (en) * 1975-02-20 1976-08-21 Wan chitsupunyushutsuryokuseigyokairoosonaeta deetashorishisutemu
JPS5539969A (en) * 1978-09-12 1980-03-21 Nippon Electric Co Asynchronous interface confirmation system for measuring instrument

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3303476A (en) * 1964-04-06 1967-02-07 Ibm Input/output control
US3336582A (en) * 1964-09-01 1967-08-15 Ibm Interlocked communication system

Also Published As

Publication number Publication date
JPS50117328A (en) 1975-09-13
FR2253426A5 (en) 1975-06-27
IT1030856B (en) 1979-04-10
JPS5849891B2 (en) 1983-11-07
DE2456529A1 (en) 1975-06-05

Similar Documents

Publication Publication Date Title
US4149238A (en) Computer interface
US4028663A (en) Digital computer arrangement for high speed memory access
KR870004365A (en) Channel data transmission device with serial transmission line and transmission method thereof
GB1156642A (en) Unit for Controlling Interchanges between a Computer and Many Communications Lines
GB1357028A (en) Data exchanges system
US4365296A (en) System for controlling the duration of the time interval between blocks of data in a computer-to-computer communication system
GB1412051A (en) Method and apparatus for regulating input/output traffic of a data processing system
US4415971A (en) Apparatus for managing the data transfers between a memory unit and the different processing units of a digital data processing system
GB1478503A (en) Method and apparatus for exchanging information between a central unit and a peripheral controller in a data-processing installation
GB1391996A (en) Digital data processing systems
US3719930A (en) One-bit data transmission system
GB1400803A (en) Digital data transmission systems
GB1156641A (en) Controlling Interchanges between a Computer and Many Communications Lines
US3316539A (en) Computer data read-in control system
GB1445897A (en) System for transfer of data between central units and controlled units
JPS57197629A (en) Data transferring system
JPS5765041A (en) Data transmssion control system
SU1029175A2 (en) Selector channel
JPS54140439A (en) Composite computer device
GB1482659A (en) Device for selective exchange of information
SU1442998A1 (en) Device for interfacing computer with subscribers
SU490116A1 (en) Data processing device
SU605208A1 (en) Device for interfacing digital computer with peripherals
SU545983A1 (en) Channel Control Device
JPS57147749A (en) Picture data transfer device

Legal Events

Date Code Title Description
PS Patent sealed
PE20 Patent expired after termination of 20 years

Effective date: 19941127