GB1473581A - Data processing systems - Google Patents
Data processing systemsInfo
- Publication number
- GB1473581A GB1473581A GB2101974A GB2101974A GB1473581A GB 1473581 A GB1473581 A GB 1473581A GB 2101974 A GB2101974 A GB 2101974A GB 2101974 A GB2101974 A GB 2101974A GB 1473581 A GB1473581 A GB 1473581A
- Authority
- GB
- United Kingdom
- Prior art keywords
- requests
- priority
- interrupt
- processor
- request
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
- G06F13/26—Handling requests for interconnection or transfer for access to input/output bus using interrupt with priority control
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/16—Handling requests for interconnection or transfer for access to memory bus
- G06F13/18—Handling requests for interconnection or transfer for access to memory bus based on priority control
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
- Multi Processors (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE19732325687 DE2325687C3 (de) | 1973-05-21 | Verfahren und Vorrichtung zur Festlegung der Reihenfolge, in der mehrere von mehreren Einheiten einer Datenverarbeitungsanlage an eine Einheit der Datenverarbeitungsanlage gestellte Anforderungen verschiedenen Typs durch eine Warteschlangensteuerung abgearbeitet werden |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| GB1473581A true GB1473581A (en) | 1977-05-18 |
Family
ID=5881596
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| GB2101974A Expired GB1473581A (en) | 1973-05-21 | 1974-05-13 | Data processing systems |
Country Status (5)
| Country | Link |
|---|---|
| BE (1) | BE815352A (enExample) |
| FR (1) | FR2231050B1 (enExample) |
| GB (1) | GB1473581A (enExample) |
| IT (1) | IT1012372B (enExample) |
| NL (1) | NL7406760A (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8490107B2 (en) | 2011-08-08 | 2013-07-16 | Arm Limited | Processing resource allocation within an integrated circuit supporting transaction requests of different priority levels |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4320456A (en) * | 1980-01-18 | 1982-03-16 | International Business Machines Corporation | Control apparatus for virtual address translation unit |
| ATE43730T1 (de) * | 1984-07-31 | 1989-06-15 | Siemens Ag | Schaltungsanordnung fuer fernmeldevermittlungsanlagen, insbesondere fernsprechvermittlungsanlagen, mit an einer datenbusleitung anschaltbaren zentralen und/oder teilzentralen schalteinrichtungen. |
| DE3480962D1 (de) * | 1984-10-31 | 1990-02-08 | Ibm Deutschland | Verfahren und einrichtung zur steuerung einer sammelleitung. |
| US4788640A (en) * | 1986-01-17 | 1988-11-29 | Intel Corporation | Priority logic system |
| US5115507A (en) * | 1987-12-23 | 1992-05-19 | U.S. Philips Corp. | System for management of the priorities of access to a memory and its application |
| FR2625341A1 (fr) * | 1987-12-23 | 1989-06-30 | Labo Electronique Physique | Systeme de gestion des priorites d'acces a une memoire et son application |
| EP0324662A3 (en) * | 1988-01-15 | 1990-01-17 | EVANS & SUTHERLAND COMPUTER CORPORATION | Crossbar system for controlled data transfer |
Family Cites Families (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3492654A (en) * | 1967-05-29 | 1970-01-27 | Burroughs Corp | High speed modular data processing system |
| FR2154968A5 (enExample) * | 1971-10-01 | 1973-05-18 | Telemecanique Electrique |
-
1974
- 1974-05-13 GB GB2101974A patent/GB1473581A/en not_active Expired
- 1974-05-15 IT IT2272974A patent/IT1012372B/it active
- 1974-05-20 FR FR7417473A patent/FR2231050B1/fr not_active Expired
- 1974-05-20 NL NL7406760A patent/NL7406760A/xx not_active Application Discontinuation
- 1974-05-21 BE BE144584A patent/BE815352A/xx unknown
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8490107B2 (en) | 2011-08-08 | 2013-07-16 | Arm Limited | Processing resource allocation within an integrated circuit supporting transaction requests of different priority levels |
Also Published As
| Publication number | Publication date |
|---|---|
| IT1012372B (it) | 1977-03-10 |
| BE815352A (fr) | 1974-11-21 |
| DE2325687A1 (de) | 1974-12-12 |
| DE2325687B2 (de) | 1976-05-13 |
| FR2231050A1 (enExample) | 1974-12-20 |
| FR2231050B1 (enExample) | 1979-03-09 |
| NL7406760A (enExample) | 1974-11-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5560019A (en) | Method and apparatus for handling interrupts in a multiprocessor computer system | |
| GB1449391A (en) | Multirequest grouping computer interface | |
| GB1498145A (en) | Multi-microprocessor unit on a single semi-conductor chip | |
| GB1044739A (en) | Electronic computer with interrupt facility | |
| GB1315711A (en) | Distributed priority of access to a computer unit | |
| GB1473581A (en) | Data processing systems | |
| GB1469297A (en) | Circuit arrangement for micro-programmed devices for data processing | |
| GB1280772A (en) | Memory system | |
| GB1351590A (en) | Digital data storage addressing system | |
| EP0104545A3 (en) | Input and output port control unit | |
| JPS5672752A (en) | Controller for occupation of common bus line | |
| JPS6488861A (en) | Data processor | |
| GB1164000A (en) | Data Processing System with Controls to Deal with Requests from Subsystem for Prohibited Operations | |
| GB1378144A (en) | Data processing arrangements | |
| GB1330040A (en) | Programme-controlled data switching systems | |
| GB1287657A (en) | Apparatus for signalling peripheral unit configuration within computer system | |
| GB1331786A (en) | Selecting circuits | |
| SE9203016D0 (sv) | Signalbehandlingssystem med delat dataminne | |
| JPS56132644A (en) | Information processor | |
| GB1238161A (enExample) | ||
| JPS564825A (en) | Pulse input unit | |
| WO1996029656A1 (en) | Interprocessor communications system | |
| JPS57164363A (en) | Simulation system in multi-processor system | |
| JPS5491028A (en) | Memory control system of multiprocessor system | |
| GB1259743A (en) | Data processing system having status indicating and storage means |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PS | Patent sealed | ||
| PCNP | Patent ceased through non-payment of renewal fee |