GB1459450A - Computer configuration - Google Patents

Computer configuration

Info

Publication number
GB1459450A
GB1459450A GB6030973A GB6030973A GB1459450A GB 1459450 A GB1459450 A GB 1459450A GB 6030973 A GB6030973 A GB 6030973A GB 6030973 A GB6030973 A GB 6030973A GB 1459450 A GB1459450 A GB 1459450A
Authority
GB
United Kingdom
Prior art keywords
stable
access
processor
clock pulse
bank
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB6030973A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Philips Electronics UK Ltd
Original Assignee
Philips Electronic and Associated Industries Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Electronic and Associated Industries Ltd filed Critical Philips Electronic and Associated Industries Ltd
Publication of GB1459450A publication Critical patent/GB1459450A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/52—Program synchronisation; Mutual exclusion, e.g. by means of semaphores
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/161—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Multi Processors (AREA)
  • Static Random-Access Memory (AREA)
  • Storage Device Security (AREA)
GB6030973A 1973-01-08 1973-12-31 Computer configuration Expired GB1459450A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
NL7300218A NL7300218A (enrdf_load_stackoverflow) 1973-01-08 1973-01-08

Publications (1)

Publication Number Publication Date
GB1459450A true GB1459450A (en) 1976-12-22

Family

ID=19817958

Family Applications (1)

Application Number Title Priority Date Filing Date
GB6030973A Expired GB1459450A (en) 1973-01-08 1973-12-31 Computer configuration

Country Status (4)

Country Link
DE (1) DE2362117B2 (enrdf_load_stackoverflow)
FR (1) FR2213537B1 (enrdf_load_stackoverflow)
GB (1) GB1459450A (enrdf_load_stackoverflow)
NL (1) NL7300218A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4099243A (en) * 1977-01-18 1978-07-04 Honeywell Information Systems Inc. Memory block protection apparatus
CA1143854A (en) * 1979-03-12 1983-03-29 Paul Binder Apparatus for interconnecting the units of a data processing system

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3413613A (en) * 1966-06-17 1968-11-26 Gen Electric Reconfigurable data processing system

Also Published As

Publication number Publication date
FR2213537A1 (enrdf_load_stackoverflow) 1974-08-02
FR2213537B1 (enrdf_load_stackoverflow) 1977-06-10
DE2362117C3 (enrdf_load_stackoverflow) 1979-02-15
DE2362117A1 (de) 1974-07-18
DE2362117B2 (de) 1978-06-15
NL7300218A (enrdf_load_stackoverflow) 1974-07-10

Similar Documents

Publication Publication Date Title
EP0090575B1 (en) Memory system
US3979726A (en) Apparatus for selectively clearing a cache store in a processor having segmentation and paging
GB1415233A (en) Memory control apparatus adaptive to different access and cycle times
GB1488980A (en) Memory and buffer arrangement for digital computers
US5201036A (en) Data processor having wait state control unit
GB1493448A (en) Memory access control in data processing systems
GB1477236A (en) Computer memory read delay
US4047245A (en) Indirect memory addressing
EP0145594B1 (en) Buffer storage control system
US3673575A (en) Microprogrammed common control unit with double format control words
US3480917A (en) Arrangement for transferring between program sequences in a data processor
US4328566A (en) Dynamic memory refresh system with additional refresh cycles
GB1459450A (en) Computer configuration
CA1175581A (en) Data processing machine with improved cache memory management
JPS5443630A (en) Memory access control system
RU2020563C1 (ru) Устройство для распределения данных при параллельном копировании информации
JPH09311812A (ja) マイクロコンピュータ
KR0183813B1 (ko) 디알에이엠 리프레쉬 제어기
JPS5918792B2 (ja) リフレツシユ読取り書込み制御方式
SU1425692A2 (ru) Двухканальное устройство дл сопр жени двух электронно-вычислительных машин
SU1003151A1 (ru) Запоминающее устройство с контролем информации при записи
SU1211735A1 (ru) Устройство дл контрол хода программы
JP2526893B2 (ja) 半導体記憶装置
SU524180A1 (ru) Устройство дл управлени общими данными параллельных процессов
SU455345A1 (ru) Устройство дл обмена информацией между внешними устройствами и основной пам тью электронной вычислительной машины

Legal Events

Date Code Title Description
PS Patent sealed
PCNP Patent ceased through non-payment of renewal fee