GB1454357A - Data processing systems - Google Patents
Data processing systemsInfo
- Publication number
- GB1454357A GB1454357A GB691174A GB691174A GB1454357A GB 1454357 A GB1454357 A GB 1454357A GB 691174 A GB691174 A GB 691174A GB 691174 A GB691174 A GB 691174A GB 1454357 A GB1454357 A GB 1454357A
- Authority
- GB
- United Kingdom
- Prior art keywords
- page
- address
- virtual
- real address
- current
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/10—Address translation
- G06F12/1081—Address translation for peripheral access to main memory, e.g. direct memory access [DMA]
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Bus Control (AREA)
Abstract
1454357 Data processing system SIEMENS AG 15 Feb 1974 [21 March 1973] 6911/74 Addition to 1447680 Heading G4A The Specification describes the way in which the entries in the chain list store of the Specification 1,447,680 are established and maintained. The operating system produces a current virtual address and a corresponding current real address or a sequence of such addresses. The page part of the current virtual address is concatenated with a base address to access the appropriate entry in a page table which is loaded with the page part of the current real address thereby to establish or update the page table. The page part of the current virtual address is then decremented and again used to access the page table so as to produce the page part of real address corresponding to the virtual page preceding the current virtual page in the program sequence of virtual pages. This real address is then concatenated with a base address to access the appropriate entry in the chain list store which is loaded with the page part of the current real address. The page part of the current real address is then used to access the chain list store which is loaded with the page part of the real address corresponding to the preceding virtual page. In this way each time a new entry is made in a page table or an old entry is updated (e.g. due to page relocation) the chain list store is updated so that it contains one entry for each real page in the working store, each entry, except those corresponding to the first and last pages in the sequence, giving the real address of the preceding and succeeding pages in the sequence of virtual pages. - Additional data, e.g. data indicating that the succeeding page may only be used in certain circumstances, or store protection data, may be stored in the chain list store.
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE19732302379 DE2302379C3 (en) | 1973-01-18 | 1973-01-18 | Circuit arrangement for performing sequentially running input / output operations in a data processing system working with virtual addressing |
| DE19732314070 DE2314070C3 (en) | 1973-01-18 | 1973-03-21 | Method and circuit arrangement for creating the entries of a linked list memory in a method and a circuit arrangement for performing sequentially running input / output operations in a data processing system operating with virtual addressing |
| DE19742444406 DE2444406A1 (en) | 1973-01-18 | 1974-09-17 | METHOD FOR PERFORMING INPUT / OUTPUT OPERATIONS IN A DATA PROCESSING SYSTEM WORKING WITH VIRTUAL ADDRESSING |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| GB1454357A true GB1454357A (en) | 1976-11-03 |
Family
ID=27184986
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| GB5705473A Expired GB1447680A (en) | 1973-01-18 | 1973-12-10 | Data processing systems |
| GB691174A Expired GB1454357A (en) | 1973-01-18 | 1974-02-15 | Data processing systems |
Family Applications Before (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| GB5705473A Expired GB1447680A (en) | 1973-01-18 | 1973-12-10 | Data processing systems |
Country Status (6)
| Country | Link |
|---|---|
| BE (3) | BE809930A (en) |
| DE (3) | DE2302379C3 (en) |
| FR (4) | FR2214923B1 (en) |
| GB (2) | GB1447680A (en) |
| LU (2) | LU69174A1 (en) |
| NL (3) | NL7400649A (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR2437300A1 (en) * | 1978-09-26 | 1980-04-25 | Cii Honeywell Bull | Stored data checking technique - determines whether items are within page limits by using address calculator which performs addition or subtraction from origin |
-
0
- FR FR108891D patent/FR108891A/fr active Active
-
1973
- 1973-01-18 DE DE19732302379 patent/DE2302379C3/en not_active Expired
- 1973-03-21 DE DE19732314070 patent/DE2314070C3/en not_active Expired
- 1973-12-10 GB GB5705473A patent/GB1447680A/en not_active Expired
-
1974
- 1974-01-14 FR FR7401140A patent/FR2214923B1/fr not_active Expired
- 1974-01-16 LU LU69174D patent/LU69174A1/xx unknown
- 1974-01-17 NL NL7400649A patent/NL7400649A/xx not_active Application Discontinuation
- 1974-01-18 BE BE139975A patent/BE809930A/en not_active IP Right Cessation
- 1974-02-15 GB GB691174A patent/GB1454357A/en not_active Expired
- 1974-03-18 NL NL7403609A patent/NL7403609A/xx not_active Application Discontinuation
- 1974-03-18 FR FR7409060A patent/FR2222696B2/fr not_active Expired
- 1974-03-19 LU LU69663A patent/LU69663A1/xx unknown
- 1974-03-21 BE BE142284A patent/BE812640R/en not_active IP Right Cessation
- 1974-09-17 DE DE19742444406 patent/DE2444406A1/en active Pending
-
1975
- 1975-09-09 FR FR7527583A patent/FR2285658A2/en active Granted
- 1975-09-09 NL NL7510623A patent/NL7510623A/en not_active Application Discontinuation
- 1975-09-17 BE BE160129A patent/BE833520R/en not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| NL7403609A (en) | 1974-09-24 |
| BE812640R (en) | 1974-09-23 |
| BE833520R (en) | 1976-03-17 |
| DE2314070C3 (en) | 1980-08-07 |
| GB1447680A (en) | 1976-08-25 |
| BE809930A (en) | 1974-07-18 |
| DE2302379B2 (en) | 1977-03-31 |
| NL7400649A (en) | 1974-07-22 |
| FR2214923B1 (en) | 1978-08-04 |
| LU69174A1 (en) | 1974-04-08 |
| DE2302379C3 (en) | 1978-12-07 |
| FR2222696A2 (en) | 1974-10-18 |
| DE2444406A1 (en) | 1976-03-25 |
| NL7510623A (en) | 1976-03-19 |
| FR108891A (en) | |
| FR2285658B2 (en) | 1978-09-08 |
| DE2314070B2 (en) | 1979-11-29 |
| FR2214923A1 (en) | 1974-08-19 |
| FR2285658A2 (en) | 1976-04-16 |
| LU69663A1 (en) | 1974-10-17 |
| DE2314070A1 (en) | 1974-10-10 |
| FR2222696B2 (en) | 1978-09-08 |
| DE2302379A1 (en) | 1974-08-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| GB1438039A (en) | Data processing systems | |
| GB1353311A (en) | Memory system | |
| ES459518A1 (en) | Plural virtual address space processing system | |
| KR960002005A (en) | Memory address space management method, memory address space management apparatus and computer system | |
| ATA262177A (en) | DATA PROCESSING SYSTEM WITH ADDRESS TRANSLATOR ARRANGEMENT | |
| GB1342459A (en) | Data processing systems | |
| GB1524873A (en) | Address extending control unit | |
| GB1184006A (en) | Stored Program Electronic Data Processing System | |
| ES443078A1 (en) | Data processing system for converting from logical addresses to physical addresses | |
| KR870004367A (en) | Data processing systems | |
| ES8106059A1 (en) | Data processing system including internal register addressing arrangements. | |
| GB1430544A (en) | Data processing apparatus | |
| ZA795636B (en) | Addressing range expansion | |
| ATE23928T1 (en) | WORD PROCESSING SYSTEM. | |
| GB1454357A (en) | Data processing systems | |
| IT1120522B (en) | IMPROVEMENT IN CONTROL MEMORIES FOR DATA PROCESSING SYSTEMS | |
| GB1436488A (en) | Data processing system | |
| GB1456941A (en) | Data processing system | |
| ES397793A1 (en) | Computer input-output chaining system | |
| EP0373299A3 (en) | Method and apparatus for memory routing scheme | |
| JPS5235947A (en) | Information processing unit for imaginary memory system | |
| JPS52116101A (en) | Packet multiplication unit | |
| GB1348171A (en) | Status marking of variables | |
| JPS53121426A (en) | Data processor having address conversion unit | |
| JPS56163570A (en) | Multiple imaginary storage control system for multiple virtual computer system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PS | Patent sealed | ||
| PCNP | Patent ceased through non-payment of renewal fee |