GB1363431A - Method of electrically connecting a semiconductor chip to a sub strate - Google Patents

Method of electrically connecting a semiconductor chip to a sub strate

Info

Publication number
GB1363431A
GB1363431A GB5572170A GB5572170A GB1363431A GB 1363431 A GB1363431 A GB 1363431A GB 5572170 A GB5572170 A GB 5572170A GB 5572170 A GB5572170 A GB 5572170A GB 1363431 A GB1363431 A GB 1363431A
Authority
GB
United Kingdom
Prior art keywords
portions
solder
neck
terminal
chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB5572170A
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ZF International UK Ltd
Original Assignee
Lucas Industries Ltd
Joseph Lucas Industries Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lucas Industries Ltd, Joseph Lucas Industries Ltd filed Critical Lucas Industries Ltd
Priority to GB5572170A priority Critical patent/GB1363431A/en
Priority to AU35885/71A priority patent/AU3588571A/en
Priority to IT5424171A priority patent/IT945066B/en
Priority to DE19712157956 priority patent/DE2157956A1/en
Priority to FR7142146A priority patent/FR2115393A1/fr
Publication of GB1363431A publication Critical patent/GB1363431A/en
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001—Core members of the bump connector
    • H01L2224/13099—Material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/81801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01075—Rhenium [Re]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H01L2924/15172—Fan-out arrangement of the internal vias
    • H01L2924/15173—Fan-out arrangement of the internal vias in a single layer of the multilayer substrate

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Ceramic Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Wire Bonding (AREA)

Abstract

1363431 Soldering JOSEPH LUCAS (INDUSTRIES) Ltd 15 Nov 1971 [24 Nov 1970 25 Feb 1971] 55721/70 and 5484/71 Heading B3R [Also in Division H1] In connecting a semi-conductor chip having solderable projections to a substrate, a plurality of conductive areas 11 are provided on the substrate, each area including a terminal portion 12 and a narrower neck portion 13, a dam 14 formed of a material which is not wetted by solder is provided on each neck portion 13, molten solder is provided on the terminal portions, the dimensions of the neck portions being such that flow of solder away from the terminal portions is resisted and the arrangement being such that a raised solder land is formed on each terminal portion, the projections on the chip are engaged with the lands and the assembly is heated to fuse the solder. The length of each portion 13 is not less than 1À5 times the length of its portion 12 and its width not more than half the width of its portion 12. The portions 12 although shown square may be circular and the neck portions 13 may be other than rectangular. The dams may be of glass. When the molten solder 14 is applied only a very thin coating is formed on the neck portions with a large amount on the portions 12 and remainder of area 11. The chip is inverted so that solder pads or copper balls soldered thereto are presented to the lands which when the assembly is heated form the soldered connections. More than one neck portion may be provided to join a terminal portion to the rest of the conductive area.
GB5572170A 1970-11-24 1970-11-24 Method of electrically connecting a semiconductor chip to a sub strate Expired GB1363431A (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
GB5572170A GB1363431A (en) 1970-11-24 1970-11-24 Method of electrically connecting a semiconductor chip to a sub strate
AU35885/71A AU3588571A (en) 1970-11-24 1971-11-18 A method of electrically connecting a semiconductor chip toa substrate
IT5424171A IT945066B (en) 1970-11-24 1971-11-22 METHOD OF CONNECTING A SEMICONDUCTOR WITH A SUBSTRATE AND RESULTING CIRCUIT
DE19712157956 DE2157956A1 (en) 1970-11-24 1971-11-23 Method for electrically connecting a semiconductor chip to a substrate
FR7142146A FR2115393A1 (en) 1970-11-24 1971-11-24

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB5572170A GB1363431A (en) 1970-11-24 1970-11-24 Method of electrically connecting a semiconductor chip to a sub strate

Publications (1)

Publication Number Publication Date
GB1363431A true GB1363431A (en) 1974-08-14

Family

ID=10474695

Family Applications (1)

Application Number Title Priority Date Filing Date
GB5572170A Expired GB1363431A (en) 1970-11-24 1970-11-24 Method of electrically connecting a semiconductor chip to a sub strate

Country Status (1)

Country Link
GB (1) GB1363431A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4536786A (en) * 1976-08-23 1985-08-20 Sharp Kabushiki Kaisha Lead electrode connection in a semiconductor device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4536786A (en) * 1976-08-23 1985-08-20 Sharp Kabushiki Kaisha Lead electrode connection in a semiconductor device

Similar Documents

Publication Publication Date Title
GB1159979A (en) Improvements in and relating to Methods of Electrically Connecting Objects
ATE65346T1 (en) PLATED CONTACT ELEMENT.
GB1254795A (en) Electrical connector assembly
GB1109806A (en) Improvements in the interconnection of electrical circuit devices
GB1337514A (en) Electrical circuit module and method of assembly
GB1416671A (en) Layer circuits
JPS57210638A (en) Hybrid integrated circuit
GB1444997A (en) Method of soldering a circuit component to a substrate
GB1151165A (en) Face-Bonded Semiconductor Devices
ES406660A1 (en) High heat dissipation solder-reflow flip chip transistor
GB1363431A (en) Method of electrically connecting a semiconductor chip to a sub strate
US4536786A (en) Lead electrode connection in a semiconductor device
GB1291384A (en) Improvements in and relating to soldering conductors to substrates
GB1361400A (en) Method of electrically connecting a semi-conductor chip to a substrate
US2874340A (en) Rectifying contact
JPS57115850A (en) Chip carrier for semiconductor ic
ES337005A1 (en) A method of making passivated semiconductor devices
GB1095208A (en) Improvements in or relating to printed circuit connectors
GB1168358A (en) A Process for the Production of a Semiconductor Unit
JPS5643748A (en) Mounting structure for ic
GB1263703A (en) Method of making connections to semi-conductor devices
GB1368960A (en) Soldering electrical components to thick film circuits
JPS56116646A (en) Semiconductor device
GB1448510A (en) Electrically connecting a semiconductor body to a metal body capable of simultaneously serving as a heat sink and as an electrical contact having a low contact resistance
GB1423868A (en) Forming electrically-conductive solder-connections between current-conductors on a substrate and conductor-tracks of an insulating flexible foil

Legal Events

Date Code Title Description
PS Patent sealed
PCNP Patent ceased through non-payment of renewal fee