GB1314923A - Method of manufacturing an insulated gate type field effect device - Google Patents
Method of manufacturing an insulated gate type field effect deviceInfo
- Publication number
- GB1314923A GB1314923A GB2779271A GB2779271A GB1314923A GB 1314923 A GB1314923 A GB 1314923A GB 2779271 A GB2779271 A GB 2779271A GB 2779271 A GB2779271 A GB 2779271A GB 1314923 A GB1314923 A GB 1314923A
- Authority
- GB
- United Kingdom
- Prior art keywords
- oxide layer
- regions
- manufacturing
- field effect
- type field
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000005669 field effect Effects 0.000 title 1
- 238000004519 manufacturing process Methods 0.000 title 1
- 150000004767 nitrides Chemical class 0.000 abstract 2
- 230000003647 oxidation Effects 0.000 abstract 2
- 238000007254 oxidation reaction Methods 0.000 abstract 2
- 239000004065 semiconductor Substances 0.000 abstract 2
- 238000009792 diffusion process Methods 0.000 abstract 1
- 229910052710 silicon Inorganic materials 0.000 abstract 1
- 239000010703 silicon Substances 0.000 abstract 1
- -1 silicon nitrile Chemical class 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Formation Of Insulating Films (AREA)
- Element Separation (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
Abstract
1314923 Semi-conductor devices HITACHI Ltd 14 June 1971 [15 June 1970] 27792/71 Heading H1K An IGFET in an integrated circuit is bounded by an oxide passivating layer 3 inset into the semi-conductor body 1, preferably to a depth greater than that of the source and drain regions 4, 5, and a conductive track extends from at least one of the regions 4, 5 on to the oxide layer 3. The oxide layer 3 is formed by thermal oxidation through a silicon nitrile mask, and the regions 4, 5 are formed by B- diffusion through windows opened in the nitride mask after the selective oxidation step. Finally the remainder of the nitride mask is removed, a thin gate oxide layer 7 is formed and Al source, gate and drain electrodes S, G, D are provided.
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5100170 | 1970-06-15 |
Publications (1)
Publication Number | Publication Date |
---|---|
GB1314923A true GB1314923A (en) | 1973-04-26 |
Family
ID=12874527
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB2779271A Expired GB1314923A (en) | 1970-06-15 | 1971-06-14 | Method of manufacturing an insulated gate type field effect device |
Country Status (3)
Country | Link |
---|---|
DE (1) | DE2128470A1 (en) |
FR (1) | FR2095259B1 (en) |
GB (1) | GB1314923A (en) |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
NL152707B (en) * | 1967-06-08 | 1977-03-15 | Philips Nv | SEMICONDUCTOR CONTAINING A FIELD EFFECT TRANSISTOR OF THE TYPE WITH INSULATED PORT ELECTRODE AND PROCESS FOR MANUFACTURE THEREOF. |
-
1971
- 1971-06-08 DE DE19712128470 patent/DE2128470A1/en active Pending
- 1971-06-14 GB GB2779271A patent/GB1314923A/en not_active Expired
- 1971-06-14 FR FR7121454A patent/FR2095259B1/fr not_active Expired
Also Published As
Publication number | Publication date |
---|---|
DE2128470A1 (en) | 1972-01-20 |
FR2095259B1 (en) | 1975-07-11 |
FR2095259A1 (en) | 1972-02-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1357515A (en) | Method for manufacturing an mos integrated circuit | |
GB1351923A (en) | Manufacture of insualted gate field effect transistors | |
GB1396673A (en) | Stabilizing fet devices | |
GB1425986A (en) | Semiconductor devices comprising insulated-gate- field-effect transistors | |
GB1526679A (en) | Method of making a field effect transistor device | |
GB1506066A (en) | Manufacture of semiconductor devices | |
GB1327241A (en) | Transistor and method of manufacturing the same | |
GB1436784A (en) | Method of making a semiconductor device | |
GB1383981A (en) | Electrically alterable floating gate device and method for altering same | |
GB1385160A (en) | Mos semiconductor structure with increased field threshold and method for making the same | |
GB1314923A (en) | Method of manufacturing an insulated gate type field effect device | |
GB1308764A (en) | Production of semiconductor components | |
GB1519995A (en) | Semiconductor devices | |
EP0002107A3 (en) | Method of making a planar semiconductor device | |
GB1315573A (en) | Formation of openings in insulating layers in mos semiconductor devices | |
GB1099049A (en) | A method of manufacturing transistors | |
GB1229385A (en) | ||
ES8704037A1 (en) | Mos transistors having schottky layer electrode regions and method of their production. | |
GB1360770A (en) | N-channel mos transistor | |
JPS57210660A (en) | Static ram | |
JPS572579A (en) | Manufacture of junction type field effect transistor | |
JPS5224077A (en) | Method of making contact hole in silicon gate mos semiconductor device on which mask treatments are made twice | |
GB1276542A (en) | Process for forming metal contacts on semiconductor devices | |
DANCHENKO | Radiation hardening of MOS devices by boron(for stabilizing gate threshold potential of field effect device)[Patent] | |
GB1111346A (en) | Method of manufacturing a field effect semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PS | Patent sealed | ||
PLNP | Patent lapsed through nonpayment of renewal fees |