FR3072211B1 - Procede de detection d'une injection de fautes et d'un amincissement du substrat dans un circuit integre, et circuit integre associe - Google Patents
Procede de detection d'une injection de fautes et d'un amincissement du substrat dans un circuit integre, et circuit integre associe Download PDFInfo
- Publication number
- FR3072211B1 FR3072211B1 FR1759519A FR1759519A FR3072211B1 FR 3072211 B1 FR3072211 B1 FR 3072211B1 FR 1759519 A FR1759519 A FR 1759519A FR 1759519 A FR1759519 A FR 1759519A FR 3072211 B1 FR3072211 B1 FR 3072211B1
- Authority
- FR
- France
- Prior art keywords
- integrated circuit
- substrate
- thinning
- injection
- faults
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000000758 substrate Substances 0.000 title abstract 4
- 238000001514 detection method Methods 0.000 title abstract 2
- 238000002347 injection Methods 0.000 title abstract 2
- 239000007924 injection Substances 0.000 title abstract 2
- 238000000034 method Methods 0.000 title 1
- 239000004065 semiconductor Substances 0.000 abstract 5
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/57—Protection from inspection, reverse engineering or tampering
- H01L23/576—Protection from inspection, reverse engineering or tampering using active circuits
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/50—Monitoring users, programs or devices to maintain the integrity of platforms, e.g. of processors, firmware or operating systems
- G06F21/55—Detecting local intrusion or implementing counter-measures
- G06F21/556—Detecting local intrusion or implementing counter-measures involving covert channels, i.e. data leakage between processes
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
- G06F21/78—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer to assure secure storage of data
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
- G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
- G06F21/86—Secure or tamper-resistant housings
- G06F21/87—Secure or tamper-resistant housings by means of encapsulation, e.g. for integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0646—PN junctions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
- H04L9/002—Countermeasures against attacks on cryptographic mechanisms
- H04L9/004—Countermeasures against attacks on cryptographic mechanisms for fault attacks
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L2209/00—Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
- H04L2209/12—Details relating to cryptographic hardware or logic circuitry
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computer Security & Cryptography (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Theoretical Computer Science (AREA)
- Power Engineering (AREA)
- Software Systems (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Engineering & Computer Science (AREA)
- Ceramic Engineering (AREA)
- Signal Processing (AREA)
- Computer Networks & Wireless Communication (AREA)
- Semiconductor Integrated Circuits (AREA)
- Element Separation (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Abstract
Circuit intégré, comprenant un substrat semi-conducteur (S) ayant une face arrière (Fr) et comportant au moins un premier caisson semi-conducteur (C1) comportant des composants et au moins un deuxième caisson semi-conducteur (C2) isolé du premier caisson semi-conducteur et du reste du substrat, le deuxième caisson semi-conducteur (C2) comportant un dispositif (DIS) de détection configurable et adapté pour, dans une première configuration, détecter un amincissement du substrat par sa face arrière (Fr), et dans une deuxième configuration, détecter une injection de faute dans le circuit intégré.
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR1759519A FR3072211B1 (fr) | 2017-10-11 | 2017-10-11 | Procede de detection d'une injection de fautes et d'un amincissement du substrat dans un circuit integre, et circuit integre associe |
US16/154,456 US10892234B2 (en) | 2017-10-11 | 2018-10-08 | Method for detecting a differential fault analysis attack and a thinning of the substrate in an integrated circuit, and associated integrated circuit |
CN201811180294.5A CN109659279B (zh) | 2017-10-11 | 2018-10-10 | 用于检测集成电路中的差分故障分析攻击和对衬底的减薄的方法以及相关集成电路 |
CN201821642927.5U CN209045528U (zh) | 2017-10-11 | 2018-10-10 | 集成电路 |
US17/091,466 US11942440B2 (en) | 2017-10-11 | 2020-11-06 | Method for detecting a differential fault analysis attack and a thinning of the substrate in an integrated circuit, and associated integrated circuit |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR1759519A FR3072211B1 (fr) | 2017-10-11 | 2017-10-11 | Procede de detection d'une injection de fautes et d'un amincissement du substrat dans un circuit integre, et circuit integre associe |
FR1759519 | 2017-10-11 |
Publications (2)
Publication Number | Publication Date |
---|---|
FR3072211A1 FR3072211A1 (fr) | 2019-04-12 |
FR3072211B1 true FR3072211B1 (fr) | 2021-12-10 |
Family
ID=62017324
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR1759519A Active FR3072211B1 (fr) | 2017-10-11 | 2017-10-11 | Procede de detection d'une injection de fautes et d'un amincissement du substrat dans un circuit integre, et circuit integre associe |
Country Status (3)
Country | Link |
---|---|
US (2) | US10892234B2 (fr) |
CN (2) | CN109659279B (fr) |
FR (1) | FR3072211B1 (fr) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR3072211B1 (fr) * | 2017-10-11 | 2021-12-10 | St Microelectronics Rousset | Procede de detection d'une injection de fautes et d'un amincissement du substrat dans un circuit integre, et circuit integre associe |
FR3077678B1 (fr) | 2018-02-07 | 2022-10-21 | St Microelectronics Rousset | Procede de detection d'une atteinte a l'integrite d'un substrat semi-conducteur d'un circuit integre depuis sa face arriere, et dispositif correspondant |
FR3096175B1 (fr) * | 2019-05-13 | 2021-05-07 | St Microelectronics Rousset | Procédé de détection d’une atteinte éventuelle à l’intégrité d’un substrat semi-conducteur d’un circuit intégré depuis sa face arrière, et circuit intégré correspondant |
Family Cites Families (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
AUPO797897A0 (en) * | 1997-07-15 | 1997-08-07 | Silverbrook Research Pty Ltd | Media device (ART18) |
US6107107A (en) * | 1998-03-31 | 2000-08-22 | Advanced Micro Devices, Inc. | Analyzing an electronic circuit formed upon a frontside surface of a semiconductor substrate by detecting radiation exiting a backside surface coated with an antireflective material |
US7298159B1 (en) * | 2005-07-07 | 2007-11-20 | National Semiconductor Corporation | Method of measuring the leakage current of a deep trench isolation structure |
EP1977481B1 (fr) * | 2006-01-24 | 2013-08-21 | NDS Limited | Protection contre l'attaque de puces |
CN101617319B (zh) * | 2007-02-20 | 2012-09-26 | Nxp股份有限公司 | 具有背面破坏防护的半导体装置 |
FR2946775A1 (fr) * | 2009-06-15 | 2010-12-17 | St Microelectronics Rousset | Dispositif de detection d'amincissement du substrat d'une puce de circuit integre |
GB2479871A (en) * | 2010-04-26 | 2011-11-02 | David Coyne | System for preventing side channel attacks on a synchronous logic device. |
FR2976721B1 (fr) * | 2011-06-17 | 2013-06-21 | St Microelectronics Rousset | Dispositif de detection d'une attaque dans une puce de circuit integre |
FR2976722B1 (fr) * | 2011-06-17 | 2013-11-29 | St Microelectronics Rousset | Dispositif de protection d'une puce de circuit integre contre des attaques |
FR2991083A1 (fr) * | 2012-05-24 | 2013-11-29 | St Microelectronics Grenoble 2 | Procede et dispositif de protection d'un circuit integre contre des attaques par sa face arriere |
FR2998417A1 (fr) * | 2012-11-16 | 2014-05-23 | St Microelectronics Rousset | Procede de realisation d'un element pointu de circuit integre, et circuit integre correspondant |
FR2998419B1 (fr) * | 2012-11-21 | 2015-01-16 | St Microelectronics Rousset | Protection d'un circuit integre contre des attaques |
US9768128B2 (en) * | 2014-01-29 | 2017-09-19 | Infineon Technologies Ag | Chip and method for detecting an attack on a chip |
US9965652B2 (en) * | 2014-08-06 | 2018-05-08 | Maxim Integrated Products, Inc. | Detecting and thwarting backside attacks on secured systems |
FR3042891B1 (fr) * | 2015-10-22 | 2018-03-23 | Stmicroelectronics (Rousset) Sas | Puce electronique securisee |
DE102015118144B4 (de) * | 2015-10-23 | 2017-06-29 | Infineon Technologies Ag | Halbleiterkomponente mit Laser-Fuse-Verbindung und Leckagedetektionsschaltung und Verfahren zum Testen von integrierten Laser-Fuse-Verbindungen |
EP3217307B1 (fr) * | 2016-02-22 | 2018-11-07 | Eshard | Procédé d'essai de résistance d'un circuit à une analyse de canal latéral de second ordre ou au-delà |
FR3050317A1 (fr) * | 2016-04-19 | 2017-10-20 | Stmicroelectronics Rousset | Puce electronique |
US20180089426A1 (en) * | 2016-09-29 | 2018-03-29 | Government Of The United States As Represented By The Secretary Of The Air Force | System, method, and apparatus for resisting hardware trojan induced leakage in combinational logics |
FR3063385B1 (fr) * | 2017-02-28 | 2019-04-26 | Stmicroelectronics (Rousset) Sas | Circuit integre avec detection d'amincissement par la face arriere et condensateurs de decouplage |
FR3071100B1 (fr) * | 2017-09-13 | 2021-12-10 | St Microelectronics Rousset | Procede de detection d'un amincissement d'un substrat de circuit integre par sa face arriere, et circuit integre correspondant |
FR3072211B1 (fr) * | 2017-10-11 | 2021-12-10 | St Microelectronics Rousset | Procede de detection d'une injection de fautes et d'un amincissement du substrat dans un circuit integre, et circuit integre associe |
FR3074605B1 (fr) * | 2017-12-05 | 2020-01-17 | Stmicroelectronics (Rousset) Sas | Procede de detection d'un amincissement eventuel d'un substrat d'un circuit integre par sa face arriere, et dispositif associe |
-
2017
- 2017-10-11 FR FR1759519A patent/FR3072211B1/fr active Active
-
2018
- 2018-10-08 US US16/154,456 patent/US10892234B2/en active Active
- 2018-10-10 CN CN201811180294.5A patent/CN109659279B/zh active Active
- 2018-10-10 CN CN201821642927.5U patent/CN209045528U/zh not_active Withdrawn - After Issue
-
2020
- 2020-11-06 US US17/091,466 patent/US11942440B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
FR3072211A1 (fr) | 2019-04-12 |
US20210057358A1 (en) | 2021-02-25 |
CN209045528U (zh) | 2019-06-28 |
CN109659279B (zh) | 2023-09-08 |
US20190109100A1 (en) | 2019-04-11 |
US11942440B2 (en) | 2024-03-26 |
CN109659279A (zh) | 2019-04-19 |
US10892234B2 (en) | 2021-01-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
FR3072211B1 (fr) | Procede de detection d'une injection de fautes et d'un amincissement du substrat dans un circuit integre, et circuit integre associe | |
TW200729375A (en) | System and method for detecting wafer failure in wet bench application | |
BRPI0517276A (pt) | método e sistema para supervisionar pelo menos uma ligação | |
MY171178A (en) | Method of reducing residual contamination in singulated semiconductor die | |
NO20052461L (no) | Blodbehandlingsutstyr og fremgangsmate for samling av plasma som er fritt for eller i det vesentlige fritt for celledelte blodkomponenter | |
CA3089648A1 (fr) | Procede et systeme de fourniture de reponse a une defaillance d'alimentation | |
FR3078436B1 (fr) | Circuit integre comprenant un substrat equipe d'une region riche en pieges, et procede de fabrication | |
EP3176824A3 (fr) | Dispositif de capture d'images | |
EP1263026A3 (fr) | Dispositif de planarisation de plaquettes | |
FR3090998B1 (fr) | Architecture à transistors n et p superposes a structure de canal formee de nanofils | |
FR2938682B1 (fr) | Procede et dispositif d'asservissement en vitesse d'un aeronef lors d'une phase d'approche | |
TW200943403A (en) | A system and process for dicing integrated circuits | |
FR3037142B1 (fr) | Dispositif de mesure de pression a fiabilite amelioree et procede de calibrage associe | |
FR3048103B1 (fr) | Procede de detection d'un amincissement du substrat semi-conducteur d'un circuit integre depuis sa face arriere et circuit integre correspondant | |
FR2935059B1 (fr) | Procede de detection d'anomalies dans un circuit de cryptographie protege par logique differentielle et circuit mettant en oeuvre un tel procede | |
BR112021006439A2 (pt) | método para adaptação de equipamento oftálmico de acordo com uma estratégia de exploração visual do portador | |
WO2008066885A3 (fr) | Procédé et système permettant de détecter l'existence d'une particule indésirable au cours de la fabrication d'un semi-conducteur | |
FR3038439B1 (fr) | Procede de commande d'un dispositif d'affichage pour un vehicule, dispositif et programme informatique pour la mise en oeuvre de ce procede, et vehicule ainsi equipe | |
FR3084488B1 (fr) | Dispositif de detection d'une faute dans un circuit de propagation d'un signal d'horloge, et procede correspondant | |
FR3077678B1 (fr) | Procede de detection d'une atteinte a l'integrite d'un substrat semi-conducteur d'un circuit integre depuis sa face arriere, et dispositif correspondant | |
FR3033412B1 (fr) | Testeur de circuits integres sur une galette de silicium et circuit integre. | |
EP4053539A4 (fr) | Circuit ppg, dispositif de détection de caractéristiques biologiques et procédé de détection de caractéristiques biologiques | |
FR3087505B1 (fr) | Dispositif de commande d'un composant pneumatique | |
PL3918376T3 (pl) | System, sposób i moduł przetwarzający do wykrywania jednego lub kilku obiektów na dnie morza | |
WO2019199797A8 (fr) | Dispositif et méthode de détection d'états pathologiques associés à des lipopigments |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PLSC | Publication of the preliminary search report |
Effective date: 20190412 |
|
PLFP | Fee payment |
Year of fee payment: 3 |
|
PLFP | Fee payment |
Year of fee payment: 4 |
|
PLFP | Fee payment |
Year of fee payment: 5 |
|
PLFP | Fee payment |
Year of fee payment: 6 |
|
PLFP | Fee payment |
Year of fee payment: 7 |
|
PLFP | Fee payment |
Year of fee payment: 8 |