FR3034252B1 - Procede de reduction de la contamination metallique sur la surface d'un substrat - Google Patents
Procede de reduction de la contamination metallique sur la surface d'un substrat Download PDFInfo
- Publication number
- FR3034252B1 FR3034252B1 FR1552416A FR1552416A FR3034252B1 FR 3034252 B1 FR3034252 B1 FR 3034252B1 FR 1552416 A FR1552416 A FR 1552416A FR 1552416 A FR1552416 A FR 1552416A FR 3034252 B1 FR3034252 B1 FR 3034252B1
- Authority
- FR
- France
- Prior art keywords
- substrate
- metallic contamination
- reducing metallic
- reducing
- contamination
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000011109 contamination Methods 0.000 title 1
- 238000000034 method Methods 0.000 title 1
- 239000000758 substrate Substances 0.000 title 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/84—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body
- H01L21/86—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being other than a semiconductor body, e.g. being an insulating body the insulating body being sapphire, e.g. silicon on sapphire structure, i.e. SOS
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
- H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
- H01L21/3065—Plasma etching; Reactive-ion etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02041—Cleaning
- H01L21/02043—Cleaning before device manufacture, i.e. Begin-Of-Line process
- H01L21/02046—Dry cleaning only
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02299—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment
- H01L21/02312—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment treatment by exposure to a gas or vapour
- H01L21/02315—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer pre-treatment treatment by exposure to a gas or vapour treatment by exposure to a plasma
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02296—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer
- H01L21/02318—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment
- H01L21/02337—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour
- H01L21/0234—Forming insulating materials on a substrate characterised by the treatment performed before or after the formation of the layer post-treatment treatment by exposure to a gas or vapour treatment by exposure to a plasma
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/185—Joining of semiconductor bodies for junction formation
- H01L21/187—Joining of semiconductor bodies for junction formation by direct bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/20—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
- H01L21/2003—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy characterised by the substrate
- H01L21/2011—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy characterised by the substrate the substrate being of crystalline insulating material, e.g. sapphire
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
- H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0642—Isolation within the component, i.e. internal isolation
- H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Plasma & Fusion (AREA)
- High Energy & Nuclear Physics (AREA)
- Ceramic Engineering (AREA)
- Health & Medical Sciences (AREA)
- Toxicology (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Drying Of Semiconductors (AREA)
- Pressure Welding/Diffusion-Bonding (AREA)
- Cleaning In General (AREA)
- Cleaning Or Drying Semiconductors (AREA)
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR1552416A FR3034252B1 (fr) | 2015-03-24 | 2015-03-24 | Procede de reduction de la contamination metallique sur la surface d'un substrat |
AU2016201774A AU2016201774B2 (en) | 2015-03-24 | 2016-03-21 | Method for reducing the metal contamination on a surface of a substrate |
JP2016058779A JP2016181699A (ja) | 2015-03-24 | 2016-03-23 | 基板の表面の金属汚染物を減少させるための方法 |
US15/078,902 US9812371B2 (en) | 2015-03-24 | 2016-03-23 | Methods for reducing metal contamination on a surface of a sapphire substrate by plasma treatment |
KR1020160035557A KR102507136B1 (ko) | 2015-03-24 | 2016-03-24 | 기판 표면 상의 금속 오염을 감소시키는 방법 |
JP2021013447A JP7160469B2 (ja) | 2015-03-24 | 2021-01-29 | 基板の表面の金属汚染物を減少させるための方法 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR1552416A FR3034252B1 (fr) | 2015-03-24 | 2015-03-24 | Procede de reduction de la contamination metallique sur la surface d'un substrat |
FR1552416 | 2015-03-24 |
Publications (2)
Publication Number | Publication Date |
---|---|
FR3034252A1 FR3034252A1 (fr) | 2016-09-30 |
FR3034252B1 true FR3034252B1 (fr) | 2018-01-19 |
Family
ID=53008789
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR1552416A Active FR3034252B1 (fr) | 2015-03-24 | 2015-03-24 | Procede de reduction de la contamination metallique sur la surface d'un substrat |
Country Status (5)
Country | Link |
---|---|
US (1) | US9812371B2 (fr) |
JP (2) | JP2016181699A (fr) |
KR (1) | KR102507136B1 (fr) |
AU (1) | AU2016201774B2 (fr) |
FR (1) | FR3034252B1 (fr) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10283452B2 (en) | 2017-09-15 | 2019-05-07 | Yangtze Memory Technology Co., Ltd. | Three-dimensional memory devices having a plurality of NAND strings |
Family Cites Families (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6399521A (ja) * | 1985-12-12 | 1988-04-30 | Agency Of Ind Science & Technol | 半導体薄膜の製造方法 |
KR19980050972A (ko) * | 1996-12-21 | 1998-09-15 | 양승택 | 리모트 수소 플라즈마를 이용한 금속오염 제거 방법 |
KR20010043555A (ko) * | 1998-05-12 | 2001-05-25 | 조셉 제이. 스위니 | 진공 프로세싱 시스템에서 예비세정용 산소-아르곤 가스혼합물 |
KR100275534B1 (ko) * | 1998-07-31 | 2000-12-15 | 정선종 | 실리콘 기판 표면위의 금속 오염물 제거방법 |
KR100573929B1 (ko) * | 2001-12-14 | 2006-04-26 | (주)에이피엘 | 플라즈마를 이용한 표면 세정 장치 및 방법 |
FR2938702B1 (fr) * | 2008-11-19 | 2011-03-04 | Soitec Silicon On Insulator | Preparation de surface d'un substrat saphir pour la realisation d'heterostructures |
JP2010278337A (ja) * | 2009-05-29 | 2010-12-09 | Shin-Etsu Chemical Co Ltd | 表面欠陥密度が少ないsos基板 |
JP2010278341A (ja) * | 2009-05-29 | 2010-12-09 | Shin-Etsu Chemical Co Ltd | 貼り合わせsos基板 |
JP2012004272A (ja) * | 2010-06-16 | 2012-01-05 | Sumitomo Electric Ind Ltd | 炭化珪素半導体の洗浄方法および炭化珪素半導体の洗浄装置 |
CN101912855B (zh) | 2010-07-21 | 2012-09-05 | 河北工业大学 | 蓝宝石衬底材料抛光后表面洁净方法 |
JP5613580B2 (ja) * | 2011-02-09 | 2014-10-22 | 三菱電機株式会社 | 基板の製造方法 |
CN102218410A (zh) | 2011-04-19 | 2011-10-19 | 浙江露笑光电有限公司 | 蓝宝石抛光后的清洗方法 |
WO2014017368A1 (fr) * | 2012-07-25 | 2014-01-30 | 信越化学工業株式会社 | Procédé de production de substrats sos et substrat sos |
EP2879176B1 (fr) * | 2012-07-25 | 2019-12-04 | Shin-Etsu Chemical Co., Ltd. | Procédé de production de substrats hybrides et substrat hybride |
US9741603B2 (en) * | 2013-05-01 | 2017-08-22 | Shin-Etsu Chemical Co., Ltd. | Method for producing hybrid substrate, and hybrid substrate |
CN103537453B (zh) | 2013-08-20 | 2015-06-10 | 曾锡强 | 一种蓝宝石衬底晶片抛光后的超声清洗方法 |
-
2015
- 2015-03-24 FR FR1552416A patent/FR3034252B1/fr active Active
-
2016
- 2016-03-21 AU AU2016201774A patent/AU2016201774B2/en active Active
- 2016-03-23 US US15/078,902 patent/US9812371B2/en active Active
- 2016-03-23 JP JP2016058779A patent/JP2016181699A/ja active Pending
- 2016-03-24 KR KR1020160035557A patent/KR102507136B1/ko active IP Right Grant
-
2021
- 2021-01-29 JP JP2021013447A patent/JP7160469B2/ja active Active
Also Published As
Publication number | Publication date |
---|---|
KR102507136B1 (ko) | 2023-03-07 |
AU2016201774A1 (en) | 2016-10-13 |
JP2021082828A (ja) | 2021-05-27 |
US20160284608A1 (en) | 2016-09-29 |
KR20160114544A (ko) | 2016-10-05 |
JP2016181699A (ja) | 2016-10-13 |
US9812371B2 (en) | 2017-11-07 |
JP7160469B2 (ja) | 2022-10-25 |
FR3034252A1 (fr) | 2016-09-30 |
AU2016201774B2 (en) | 2021-02-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
FR3025937B1 (fr) | Procede de grapho-epitaxie pour realiser des motifs a la surface d'un substrat | |
FR3008109B1 (fr) | Procede de preparation a la depose d'un revetement metallique par projection thermique sur un substrat | |
FR3022527B1 (fr) | Procede et dispositif pour la fabrication directe d'une piece sur une structure | |
ZA201801681B (en) | Method for the fabrication of a steel product comprising a step of characterization of a layer of oxides on a running steel substrate | |
FR3030456B1 (fr) | Procede de guidage pour la mise a poste d'un satellite | |
FR3051596B1 (fr) | Procede de fabrication d'un substrat de type semi-conducteur contraint sur isolant | |
IT201600097482A1 (it) | Metodo per il trattamento superficiale di un manufatto | |
SG10201907085QA (en) | Semiconductor substrate processing method | |
FR3051968B1 (fr) | Procede de fabrication d'un substrat semi-conducteur a haute resistivite | |
FR3051595B1 (fr) | Procede de fabrication d'un substrat de type semi-conducteur contraint sur isolant | |
FR3022070B1 (fr) | Procede de texturation aleatoire d'un substrat semiconducteur | |
FR3051598B1 (fr) | Procede de realisation sur un meme substrat de transistors presentant des caracteristiques differentes | |
FR3044464B1 (fr) | Procede permettant d'obtenir sur un substrat cristallin une couche semi-polaire de nitrure | |
FR3040788B1 (fr) | Procede d'evaluation de la resistance a la corrosion d'un substrat metallique revetu | |
EP3511976A4 (fr) | Procédé d'évaluation de défauts de surface de substrat de soudage | |
EP3703107A4 (fr) | Procédé de segmentation de substrat comportant un film métallique | |
EP3627543A4 (fr) | Procédé de fabrication de substrat de transistor à couches minces | |
EP3344795A4 (fr) | Appareil pour le traitement d'une surface de substrat et procédé permettant de faire fonctionner l'appareil | |
SG10201906893VA (en) | Package substrate processing method | |
FR3034252B1 (fr) | Procede de reduction de la contamination metallique sur la surface d'un substrat | |
PT3539792T (pt) | Método para o fabrico de estruturas num substrato | |
FR3018464B1 (fr) | Procede et dispositif de traitement de surface par laser d'une structure metallique, destinee a la fabrication d'un reservoir cryogenique | |
FR3055064B1 (fr) | Procede de fabrication d'une couche epitaxiee sur une plaque de croissance | |
SG10201606167WA (en) | Method for mounting semiconductors provided with bumps on substrate locations of a substrate | |
FR3031395B1 (fr) | Procede de fabrication d’un substrat pour diffusion raman exaltee de surface et substrat |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PLFP | Fee payment |
Year of fee payment: 2 |
|
PLSC | Publication of the preliminary search report |
Effective date: 20160930 |
|
PLFP | Fee payment |
Year of fee payment: 3 |
|
PLFP | Fee payment |
Year of fee payment: 4 |
|
PLFP | Fee payment |
Year of fee payment: 6 |
|
PLFP | Fee payment |
Year of fee payment: 7 |
|
PLFP | Fee payment |
Year of fee payment: 8 |
|
PLFP | Fee payment |
Year of fee payment: 9 |
|
PLFP | Fee payment |
Year of fee payment: 10 |