FR2977368B1 - Procede de determination des contraintes locales induites dans une plaquette de materiau semiconducteur par des vias traversants - Google Patents

Procede de determination des contraintes locales induites dans une plaquette de materiau semiconducteur par des vias traversants

Info

Publication number
FR2977368B1
FR2977368B1 FR1155877A FR1155877A FR2977368B1 FR 2977368 B1 FR2977368 B1 FR 2977368B1 FR 1155877 A FR1155877 A FR 1155877A FR 1155877 A FR1155877 A FR 1155877A FR 2977368 B1 FR2977368 B1 FR 2977368B1
Authority
FR
France
Prior art keywords
semiconductor material
wafer
plate
silicon
induced local
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
FR1155877A
Other languages
English (en)
Other versions
FR2977368A1 (fr
Inventor
Mohamed Bouchoucha
Pascal Chausse
Laurent-Luc Chapelon
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
STMicroelectronics Crolles 2 SAS
Commissariat a lEnergie Atomique et aux Energies Alternatives CEA
Original Assignee
Commissariat a lEnergie Atomique CEA
STMicroelectronics Crolles 2 SAS
Commissariat a lEnergie Atomique et aux Energies Alternatives CEA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Commissariat a lEnergie Atomique CEA, STMicroelectronics Crolles 2 SAS, Commissariat a lEnergie Atomique et aux Energies Alternatives CEA filed Critical Commissariat a lEnergie Atomique CEA
Priority to FR1155877A priority Critical patent/FR2977368B1/fr
Priority to US13/524,699 priority patent/US8726736B2/en
Publication of FR2977368A1 publication Critical patent/FR2977368A1/fr
Application granted granted Critical
Publication of FR2977368B1 publication Critical patent/FR2977368B1/fr
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/10Measuring as part of the manufacturing process
    • H01L22/12Measuring as part of the manufacturing process for structural parameters, e.g. thickness, line width, refractive index, temperature, warp, bond strength, defects, optical inspection, electrical measurement of structural dimensions, metallurgic measurement of diffusions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/20Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/30Structural arrangements specially adapted for testing or measuring during manufacture or treatment, or specially adapted for reliability measurements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/481Internal lead connections, e.g. via connections, feedthrough structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Testing Of Individual Semiconductor Devices (AREA)
FR1155877A 2011-06-30 2011-06-30 Procede de determination des contraintes locales induites dans une plaquette de materiau semiconducteur par des vias traversants Expired - Fee Related FR2977368B1 (fr)

Priority Applications (2)

Application Number Priority Date Filing Date Title
FR1155877A FR2977368B1 (fr) 2011-06-30 2011-06-30 Procede de determination des contraintes locales induites dans une plaquette de materiau semiconducteur par des vias traversants
US13/524,699 US8726736B2 (en) 2011-06-30 2012-06-15 Method for determining the local stress induced in a semiconductor material wafer by through vias

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR1155877A FR2977368B1 (fr) 2011-06-30 2011-06-30 Procede de determination des contraintes locales induites dans une plaquette de materiau semiconducteur par des vias traversants

Publications (2)

Publication Number Publication Date
FR2977368A1 FR2977368A1 (fr) 2013-01-04
FR2977368B1 true FR2977368B1 (fr) 2014-01-31

Family

ID=44584237

Family Applications (1)

Application Number Title Priority Date Filing Date
FR1155877A Expired - Fee Related FR2977368B1 (fr) 2011-06-30 2011-06-30 Procede de determination des contraintes locales induites dans une plaquette de materiau semiconducteur par des vias traversants

Country Status (2)

Country Link
US (1) US8726736B2 (fr)
FR (1) FR2977368B1 (fr)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10209300B2 (en) * 2015-11-12 2019-02-19 Rudolph Technologies, Inc. Opto-acoustic metrology of signal attenuating structures

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6441396B1 (en) * 2000-10-24 2002-08-27 International Business Machines Corporation In-line electrical monitor for measuring mechanical stress at the device level on a semiconductor wafer
US6678055B2 (en) * 2001-11-26 2004-01-13 Tevet Process Control Technologies Ltd. Method and apparatus for measuring stress in semiconductor wafers
US6902316B1 (en) * 2004-02-05 2005-06-07 The United States Of America As Represented By The Secretary Of The Navy Non-invasive corrosion sensor
JP2008311455A (ja) * 2007-06-15 2008-12-25 Nec Electronics Corp 半導体装置の耐熱応力評価方法、及び評価素子を有する半導体ウエハ
US7898063B2 (en) * 2008-02-16 2011-03-01 International Business Machines Corporation Through substrate annular via including plug filler
EP2286449A1 (fr) * 2008-05-30 2011-02-23 Nxp B.V. Contrainte thermomecanique dans des plaquettes semi-conductrices
US8048689B2 (en) * 2008-09-25 2011-11-01 Globalfoundries Inc. Semiconductor chip with backside conductor structure
DE102009055661A1 (de) * 2009-11-25 2011-05-26 Eos Gmbh Electro Optical Systems Verfahren zum Herstellen eines dreidimensionalen Objekts

Also Published As

Publication number Publication date
US8726736B2 (en) 2014-05-20
FR2977368A1 (fr) 2013-01-04
US20130112974A1 (en) 2013-05-09

Similar Documents

Publication Publication Date Title
FR2975828B1 (fr) Circuit integre realise en soi comprenant des cellules adjacentes de differents types
IL232255B (en) Methods and instruments for measuring substrate properties
TW200623255A (en) Method and apparatus for leveling a semiconductor wafer, and semiconductor wafer with improved flatness
TWI371842B (en) Semiconductor wafer having through-hole vias on saw streets with backside redistribution layer
WO2011085255A3 (fr) Métrologie de superposition guidée par une inspection
TW201130113A (en) System comprising a semiconductor device and structure
BR112014008336A2 (pt) método para a montagem de chips vcsel, e, dispositivo conjunto vcsel
IN2014MN01027A (fr)
GB2523500A (en) Landing structure for through-silicon via
FR2963982B1 (fr) Procede de collage a basse temperature
GB2508122A (en) Leakage measurement of through silicon vias
FR2998047B1 (fr) Procede de mesure des variations d'epaisseur d'une couche d'une structure semi-conductrice multicouche
TW200834087A (en) Method of manufacturing a semiconductor integrated circuit device and a method of manufacturing a thin film probe sheet for using the same
FR2972077B1 (fr) Composant electronique, procede de fabrication et utilisation de graphene dans un composant electronique
PH12014000294A1 (en) Systems and methods for a wafer scale atomic clock
FR2927175B1 (fr) Dispositif d'inspection de plaquettes semi-conductrices
FR2965699B1 (fr) Dispositif pour la dissipation thermique destine a au moins un composant electronique et procede correspondant
TW201612954A (en) Through-body via liner deposition
FR2931295B1 (fr) Dispositif et procede d'inspection de plaquettes semi-conductrices
FR3048103B1 (fr) Procede de detection d'un amincissement du substrat semi-conducteur d'un circuit integre depuis sa face arriere et circuit integre correspondant
FR2981741B1 (fr) Procede de mesure d'epaisseur d'une couche de revetement par induction de champs magnetiques
TW201614221A (en) Method for detecting poor bonding portion and inspection system
TWI502188B (zh) 基於紅外線之量測於矽穿孔周圍應力及缺陷之偵測
FR2977368B1 (fr) Procede de determination des contraintes locales induites dans une plaquette de materiau semiconducteur par des vias traversants
FR2941302B1 (fr) Procede de test sur le substrat support d'un substrat de type "semi-conducteur sur isolant".

Legal Events

Date Code Title Description
PLFP Fee payment

Year of fee payment: 6

PLFP Fee payment

Year of fee payment: 7

PLFP Fee payment

Year of fee payment: 8

PLFP Fee payment

Year of fee payment: 10

PLFP Fee payment

Year of fee payment: 11

PLFP Fee payment

Year of fee payment: 12

ST Notification of lapse

Effective date: 20240205