FR2854493B1 - Traitement par brossage d'une plaquette semiconductrice avant collage - Google Patents

Traitement par brossage d'une plaquette semiconductrice avant collage

Info

Publication number
FR2854493B1
FR2854493B1 FR0305236A FR0305236A FR2854493B1 FR 2854493 B1 FR2854493 B1 FR 2854493B1 FR 0305236 A FR0305236 A FR 0305236A FR 0305236 A FR0305236 A FR 0305236A FR 2854493 B1 FR2854493 B1 FR 2854493B1
Authority
FR
France
Prior art keywords
plate before
semiconductor plate
scrubbing treatment
collage
before collage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
FR0305236A
Other languages
English (en)
French (fr)
Other versions
FR2854493A1 (fr
Inventor
Christophe Maleville
Tussot Corinne Maunand
Olivier Rayssac
Sebastien Kerdiles
Benjamin Scarfogliere
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Soitec SA
Original Assignee
Soitec SA
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Soitec SA filed Critical Soitec SA
Priority to FR0305236A priority Critical patent/FR2854493B1/fr
Priority to US10/832,267 priority patent/US7235461B2/en
Priority to EP20040291100 priority patent/EP1473765B1/fr
Priority to JP2004136254A priority patent/JP4549726B2/ja
Publication of FR2854493A1 publication Critical patent/FR2854493A1/fr
Application granted granted Critical
Publication of FR2854493B1 publication Critical patent/FR2854493B1/fr
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02041—Cleaning
    • H01L21/02043—Cleaning before device manufacture, i.e. Begin-Of-Line process
    • H01L21/02052—Wet cleaning only
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02041—Cleaning
    • H01L21/02096—Cleaning only mechanical cleaning
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/20—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy
    • H01L21/2003—Deposition of semiconductor materials on a substrate, e.g. epitaxial growth solid phase epitaxy characterised by the substrate
    • H01L21/2007—Bonding of semiconductor wafers to insulating substrates or to semiconducting substrates using an intermediate insulating layer
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76254—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along an ion implanted layer, e.g. Smart-cut, Unibond
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/7624—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology
    • H01L21/76251—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques
    • H01L21/76259—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using semiconductor on insulator [SOI] technology using bonding techniques with separation/delamination along a porous layer

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Cleaning Or Drying Semiconductors (AREA)
  • Element Separation (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
  • Pressure Welding/Diffusion-Bonding (AREA)
FR0305236A 2003-04-29 2003-04-29 Traitement par brossage d'une plaquette semiconductrice avant collage Expired - Lifetime FR2854493B1 (fr)

Priority Applications (4)

Application Number Priority Date Filing Date Title
FR0305236A FR2854493B1 (fr) 2003-04-29 2003-04-29 Traitement par brossage d'une plaquette semiconductrice avant collage
US10/832,267 US7235461B2 (en) 2003-04-29 2004-04-27 Method for bonding semiconductor structures together
EP20040291100 EP1473765B1 (fr) 2003-04-29 2004-04-29 Traitement par brossage d'une plaquette semiconductrice avant collage
JP2004136254A JP4549726B2 (ja) 2003-04-29 2004-04-30 半導体ウエハの接着前表面処理

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR0305236A FR2854493B1 (fr) 2003-04-29 2003-04-29 Traitement par brossage d'une plaquette semiconductrice avant collage

Publications (2)

Publication Number Publication Date
FR2854493A1 FR2854493A1 (fr) 2004-11-05
FR2854493B1 true FR2854493B1 (fr) 2005-08-19

Family

ID=32982322

Family Applications (1)

Application Number Title Priority Date Filing Date
FR0305236A Expired - Lifetime FR2854493B1 (fr) 2003-04-29 2003-04-29 Traitement par brossage d'une plaquette semiconductrice avant collage

Country Status (3)

Country Link
EP (1) EP1473765B1 (enExample)
JP (1) JP4549726B2 (enExample)
FR (1) FR2854493B1 (enExample)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7919391B2 (en) * 2004-12-24 2011-04-05 S.O.I.Tec Silicon On Insulator Technologies Methods for preparing a bonding surface of a semiconductor wafer
JP5064692B2 (ja) * 2006-02-09 2012-10-31 信越化学工業株式会社 Ｓｏｉ基板の製造方法
JP5064693B2 (ja) * 2006-02-13 2012-10-31 信越化学工業株式会社 Ｓｏｉ基板の製造方法
JP2007220782A (ja) * 2006-02-15 2007-08-30 Shin Etsu Chem Co Ltd Ｓｏｉ基板およびｓｏｉ基板の製造方法
JP5064695B2 (ja) 2006-02-16 2012-10-31 信越化学工業株式会社 Ｓｏｉ基板の製造方法
JP5042506B2 (ja) 2006-02-16 2012-10-03 信越化学工業株式会社 半導体基板の製造方法
US7981754B2 (en) * 2006-09-07 2011-07-19 Renesas Electronics Corporation Manufacturing method of bonded SOI substrate and manufacturing method of semiconductor device
JP2009123831A (ja) 2007-11-13 2009-06-04 Tokyo Electron Ltd Ｂｓｐ除去方法、ｂｓｐ除去装置、基板処理装置、及び記憶媒体
FR2935067B1 (fr) 2008-08-14 2011-02-25 Commissariat Energie Atomique Procede de fabrication d'une structure semi-conductrice plan de masse enterre
KR102567863B1 (ko) * 2021-01-14 2023-08-18 (주)인터체크 스크러버를 이용한 레티클 세정장치

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62186938A (ja) * 1986-02-13 1987-08-15 Okazaki Seisakusho:Kk 固体の接合方法
JPS6437841A (en) * 1987-08-04 1989-02-08 Nec Corp Semiconductor wafer cleaner
JP2671419B2 (ja) * 1988-08-09 1997-10-29 株式会社日本自動車部品総合研究所 半導体装置の製造方法
JPH02183510A (ja) * 1989-01-10 1990-07-18 Sony Corp 半導体用基板の製法
US5131968A (en) * 1990-07-31 1992-07-21 Motorola, Inc. Gradient chuck method for wafer bonding employing a convex pressure
JPH0719739B2 (ja) * 1990-09-10 1995-03-06 信越半導体株式会社 接合ウェーハの製造方法
FR2681472B1 (fr) * 1991-09-18 1993-10-29 Commissariat Energie Atomique Procede de fabrication de films minces de materiau semiconducteur.
JP2701709B2 (ja) * 1993-02-16 1998-01-21 株式会社デンソー ２つの材料の直接接合方法及び材料直接接合装置
JP3162914B2 (ja) * 1994-05-26 2001-05-08 三菱マテリアル株式会社 半導体素子用貼り合せシリコンウェーハの製造方法
JP3171366B2 (ja) * 1994-09-05 2001-05-28 三菱マテリアル株式会社 シリコン半導体ウェーハ及びその製造方法
JP3287524B2 (ja) * 1995-03-13 2002-06-04 三菱マテリアル株式会社 Ｓｏｉ基板の製造方法
US6048411A (en) * 1997-05-12 2000-04-11 Silicon Genesis Corporation Silicon-on-silicon hybrid wafer assembly
US6388290B1 (en) * 1998-06-10 2002-05-14 Agere Systems Guardian Corp. Single crystal silicon on polycrystalline silicon integrated circuits
US6566233B2 (en) * 1999-12-24 2003-05-20 Shin-Etsu Handotai Co., Ltd. Method for manufacturing bonded wafer
JP4628580B2 (ja) * 2001-04-18 2011-02-09 信越半導体株式会社 貼り合せ基板の製造方法

Also Published As

Publication number Publication date
JP2005142524A (ja) 2005-06-02
EP1473765A3 (fr) 2005-12-28
EP1473765A2 (fr) 2004-11-03
JP4549726B2 (ja) 2010-09-22
FR2854493A1 (fr) 2004-11-05
EP1473765B1 (fr) 2013-06-05

Similar Documents

Publication Publication Date Title
CY2013022I1 (el) Συνθεσεις για την θεραπευτικη αγωγη γαστρεντερικων διαταραχων
ATE512163T1 (de) Verabreichung von mitteln zur behandlung von entzündungen
EP1534074A4 (en) COMBINATION THERAPY FOR THE TREATMENT OF FATIBILITY
EP1536804A4 (en) 2'-C-METHYL-3'-O-L-VALINESTER-RIBOFURANOSYLCYTIDINE FOR THE TREATMENT OF FLAVIVIRIDAE INFECTIONS
DE50206657D1 (de) Pharmazeutische zusammensetzung zur behandlung von multiple sklerose
DE60322582D1 (de) Oberflächenbehandlung von medizinischem gerät
EP1622633A4 (en) Treatment of t-cell mediated diseases
DE60329789D1 (de) Vorrichtung zur Verbesserung der Effizienz der Behandlung von Silicium
EP1765288A4 (en) METHOD FOR THE TREATMENT OF ENDOBRONCHIAL INFECTIONS
PL374831A1 (pl) Zmodyfikowane proleki 2' i 3'-nukleozydowe do leczenia zakażeń Flaviviridae
NO20031443L (no) Forbindelser nyttige for behandling av inflammatoriske sykdommer
FR22C1033I1 (fr) Utilisation de dihydroimidazolones pour le traitement des chiens
NO20042208L (no) Vaginalt administrerte anti-dysrytmiske midler for behandling av bekkensmerter
EP1556085A4 (en) COMPOUNDS FOR THE TREATMENT OF METABOLIC DISORDERS
DE502004010131D1 (de) Pyridopyrimidinone zur behandlung von krebserkrankungen
ITMI20031311A0 (it) Formulazioni per il trattamento di disturbi artrosici
FR2854493B1 (fr) Traitement par brossage d'une plaquette semiconductrice avant collage
EP1581243A4 (en) ORAL LACTOFERRIN FOR SEPSIS TREATMENT
DE60238765D1 (de) Carbamatverbindungen zur behandlung von schmerz
EP1494696A4 (en) TREATMENT OF PULMONARY DISORDERS
DE60315490D1 (de) Therapeutische behandlung
ATE442835T1 (de) Oberflächenbehandlung
EE200200693A (et) Interferoon hulgiskleroosi raviks
EP1547594A4 (en) MEANS FOR THE PREVENTION OR TREATMENT OF DECUBITUS
PL369402A1 (pl) Nowe zastosowanie do leczenia choroby refluksowejprzełyku

Legal Events

Date Code Title Description
CD Change of name or company name

Owner name: SOITEC, FR

Effective date: 20120423

PLFP Fee payment

Year of fee payment: 14

PLFP Fee payment

Year of fee payment: 15

PLFP Fee payment

Year of fee payment: 16

PLFP Fee payment

Year of fee payment: 18

PLFP Fee payment

Year of fee payment: 19

PLFP Fee payment

Year of fee payment: 20